# A Modified Higher Operational Duty Phase Shifted Full Bridge Converter for Reduced Circulation Current 

Abu M. Bakar ${ }^{1}$, and Kent. Bertilsson ${ }^{1}$, ${ }^{1}$ Department of Electronics Design, Mid Sweden University, SWEDEN<br>Corresponding author: Muhammad Abu. Bakar (MuhammadAbu.Bakar@miun.se).


#### Abstract

Besides many advantages, the reduction in the operational duty of a traditional phase shifted full converter limits its scope in applications where a wide range of input voltage is the main requirement. Operation with low duty cycle extends freewheeling interval, which results in degraded performance such as more circulating current, increased conduction loss in power devices, narrow range of zero voltage switching and increased EMI. To overcome these drawbacks, this work suggests a modified phase shifted full bridge converter that keeps the operational duty of the converter high for a wide range of input voltage. This cuts the freewheeling interval and improves performance. The proposed converter consists of four low profile transformers having a structure of reconfigurable interconnections. There are two distinct reconfigurable operational modes, a low-gain mode and a high-gain mode, which can be adopted following the variation in line voltage. The proposed work is validated in LTspice simulation and hardware characterization for a wide range of input voltage $100-400 \mathrm{~V}_{\mathrm{dc}} / 12 \mathrm{~V}_{\text {out }}$ and up to the load power of 1.2 kW .


INDEX TERMS wide range converter, low freewheeling, reduced circulation current, high duty cycle, ZVS, resonant converter, multiple transformers, series transformers, PSFB converter, reconfigurable converter

## I. INTRODUCTION

The phase shifted full bridge (PSFB) converter is a promising choice of the power electronics industry for high to medium power applications [1]-[4] due to its attractive features such as zero voltage switching (ZVS), simplified design structure, high conversion ratio, and low electromagnetic interference. Typically, the operational duty of power converters is set to maximum at the minimum level of the input voltage. Therefore, the reduced duty cycle at high input voltage degrades performance of the converter. Similarly, when it comes to extending the operational range, PSFB topology also has few drawbacks [5]-[8] such as loss of duty cycle, extended freewheeling period, circulation current, narrow range of ZVS operation and high voltage spikes. As a comparison, extended freewheeling period due to reduced duty cycle contributes more in the degradation of the performance. As explained in Figure 1(a), when the supply voltage increases, to keep the output voltage constant it is required to decrease the duty cycle. As a result, circulation current flows for a longer period. The concept of the flow of circulation current is given as Appendix-A. The increased
circulation current results in more conduction losses, and more overshoot/ringing occur on the secondary devices.

In [5], [9], [10], the circulating current is reduced by the addition of an auxiliary circuit. This resets the circulating current down to zero during the freewheeling period. On the other hand, the lagging leg enters into hard switching. To overcome this, authors [10] propose zero current switching for the lagging leg by the replacement of MOSFETs with IGBTs. However, the tail current associated with IGBTs becomes the main constraint in increasing the switching frequency of the converters [11]. This makes the approach less feasible for today's space constraint applications. In [12], [13], adopting a control strategy according to the load condition minimize the circulation current loss only under light load condition; moreover, it makes the design more complex. The addition of a boost capacitor in [14] reduces the conduction loss during the freewheeling interval; however, it narrows the range of ZVS.

The problem of circulation current can be minimized by keeping the duty cycle high and thus eliminating the freewheeling interval. This can be accomplished by adjusting the effective dc gain with the variation in input voltage. The


FIGURE 1. (a) Explanation of increase in the freewheeling interval, operation with low duty ratio against the operation with high duty ratio, (b) Simplified diagram of the proposed converter showing additional leg and transformers.
authors [15], [16] varies the dc gain by adopting the tapwinding technique to reduce the size of link capacitors. However, the concepts have only been investigated for the hold-up interval of 20 ms , which limits its scope. This work presents a modified three-leg PSFB solution, which not only cuts the freewheeling period but can also be implemented in a broader range of applications.

Figure 1(b), shows the schematic of the proposed converter. The proposed converter keeps the duty ratio high that allows the converter to operate for a wide range of input voltage while keeping the performance stable. In addition to the traditional leading and lagging leg, a common leg along with a configuration of four transformers have been introduced. This arrangement changes the effective dc gain as high or low. Depending on the operating condition, the effective gain can be configured either in high-gain mode or in low-gain mode. The proposed work has multiple advantages, e.g.

1) The proposed converter keeps the operational duty high and shortens the freewheeling interval, the reduced circulation current improves conduction loss, overshoots/ ringing resulting in better EMI.
2) Operation with high duty cycle reduces ripple current on the output filter inductor which cuts its size and cost.
3) The series configuration of transformers reduces the applied volt-second by the number of transformers; the total transformer loss will spread into four transformers. As a result, less heat management effort is required [17].
4) Since the domain wall motion in ferrite material is directly dependent on the rate of change of magnetic flux $d B / d t$, therefore, operation with a high duty cycle also reduces core loss [18].
5) The proposed converter works on the principle of traditional phase shifted full bridge converter, it simplifies the implementation for a range of applications.

## II. Working AND DESIGN CONSIDERATIONS OF THE PROPOSED CONVERTER

This section explains the working and design considerations of the proposed converter.

## A. CIRCUIT DESCRIPTION

The simplified block diagram of the proposed converter along with the key circuit components is shown in Figure 2. It consists of six primary switching devices $S_{a}-S_{f}$, which are arranged in a way to make it three-leg converter. Similar to the conventional PSFB converter, the devices $S_{a}$ and $S_{b}$ make the leading leg, and the devices $S_{e}$ and $S_{f}$ make the lagging leg. In between them, there is a common leg consisting of devices $S_{c}$ and $S_{d}$. The diodes $D_{s a}-D_{s f}$ represent the body diodes of the power devices $S_{a}-S_{f}$ respectively. Similarly, the capacitors $C_{s a^{-}}$ $C_{s f}$ are the drain to source output capacitance of devices $S_{a}-S_{f}$. As seen, the converter contains four center-tapped transformers shown as $T_{1}-T_{4}$. Each transformer consists of the same number of primary turn $N_{P}$ and secondary turns $N_{S}$. The primary windings are connected in series, whereas, the secondary windings are connected in parallel. The series connection on the primary side ensures the equal flow of current through all four transformers. Similarly, the parallel connection on the secondary side equally shares the load current [17]. Although, the concept works with two transformers, however for the prototype evaluation four transformers are being utilized to reduce required current ratings for the secondary side elements such as winding, rectifiers, inductors and capacitors. The inductors $L_{k 12}$ and $L_{k 34}$ are the sums of the intrinsic leakage inductance of transformers $T_{1}-T_{2}$ and the transformers $T_{3}-T_{4}$ respectively. The diodes $D_{I}-D_{8}$ are the rectifiers connected with the centertapped secondary windings of the transformers. The rectified voltage is filtered through a separate combination of inductor $L_{o}$ and capacitor $C_{o}$ for each transformer.


FIGURE 2. Block diagram of the converter showing key circuit elements of the circuit.

The proposed converter operates in two modes, the lowgain mode and the high-gain mode. In low-gain mode, the converter configures primary winding of all four transformers in series, while in high-gain mode, it configures a pair of two series transformers in parallel i.e., a series configuration of the transformers $T_{1}-T_{2}$ and $T_{3}-T_{4}$ become parallel. In low-gain mode, the common leg remains neutral; the phase shifted switching control is implemented only through the leading leg and the lagging leg. In high-gain mode, the second leg operates out of phase with both the first and the third leg. The common leg acts as the lagging leg while the other two as the leading legs. For verification of the concept, a simplified line sense/ voltage mode control strategy is adopted for the switchover between the operational modes and regulation of the output voltage.

## B. TRANSFORMER CONSIDERATIONS

The proposed converter comprises of four transformers. The interconnection of transformers configures differently in both modes. The equivalent model of the transformer for the operation in each mode is shown in Figure 3. The change in transformer interconnection affects only the primary section, secondary windings remain connected in parallel. The equivalent parameters of each transformer also act differently in each mode. In low-gain mode, the primary winding of all the transformers are configured in series, this equally divides the input voltage among the four transformers, therefore, the input voltage becomes $V_{i n}=V_{t 1}+V_{t 2}+V_{t 3}+V_{t 4}$. The effective turn ratio $n_{L}$ of the converter in low-gain mode can be defined as

$$
\begin{equation*}
n_{L}=\frac{V_{i n} / 4}{V_{s}}=\frac{N_{p}}{N_{s}} \tag{1}
\end{equation*}
$$

Unlike the conventional converter, here the voltage stress on each transformer is $V_{i n} / 4$. This reduces the volt-sec per transformer, consequently the reduced core loss. Similarly, the total magnetizing and the leakage inductance are the sum of individual inductances, i.e. $L_{M_{-} L}=L_{m 1}+L_{m 2}+L_{m 3}+L_{m 4}$ and $\quad L_{k_{-} L}=L_{k 1}+L_{k 2}+L_{k 3}+L_{k 4}$. The equivalent ac


FIGURE 3. Equivalent model of key parameters of the proposed configuration of transformers, (a) high-gain mode, (b) low-gain mode.
resistance $R_{a c}$, of the primary winding, is $R_{a c_{-} L}=R_{a c 1}+$ $R_{a c 2}+R_{a c 3}+R_{a c 4}$.
When the converter is configured in high-gain mode, it connects the transformers as a combination of series/parallel voltage divider, and the input voltage is equivalent to $V_{i n}=$ $\left(V_{t 1}+V_{t 2}\right) \|\left(V_{t 3}+V_{t 4}\right)$. The effective turn ratio $n_{H}$ of the converter in high-gain mode can be written as

$$
\begin{equation*}
n_{H}=\frac{V_{i n} / 2}{V_{S}}=\frac{N_{p}}{N_{s}} \tag{2}
\end{equation*}
$$

In this mode, primary current follows two opposite paths, one is $T_{1}+T_{2}$ and the other is $T_{3}+T_{4}$. The equivalent magnetizing inductance and the leakage inductance is the sum of the inductance seen by each path. The equivalent magnetizing inductance of the circuit becomes as $L_{M_{-} H}=$ $\left(L_{m 1}+L_{m 2}\right) \|\left(L_{m 3}+L_{m 4}\right)$. Similarly, the equivalent resonance inductance is $L_{k_{-} H}=L_{k 12} \| L_{k 34}$, and equivalent ac resistance is $R_{a c_{-} H}=\left(R_{a c 1}+R_{a c 2}\right) \|\left(R_{a c 3}+R_{a c 4}\right)$.

## C. WORKING PRINCIPLE OF THE CONVERTER

The proposed converter operates differently in each mode. The working principle of each mode will also be discussed separately. In low-gain mode, the power devices $S_{a}-S_{b}$, and $S_{e^{-}}$ $S_{f}$ contribute to the transfer of power from the source to the load. The sum of the leakage inductance $L_{k 12}+L_{k 34}$ together with the output capacitance and the body diodes of the respective power devices arrange to achieve zero voltage switching of the devices. In high-gain mode, all primary
devices $S_{a}-S_{f}$ take part in delivering the power from source to the load. In this mode, ZVS is achieved by using the leakage inductance $L_{k 12}, L_{k 34}$, together with the respective output capacitance and body diode. On the secondary side, all rectifiers $D_{l}-D_{8}$ and filtering components contribute to both modes. The timing diagram along with key operational waveforms of both the modes have been shown separately in Figure 4. To make the working principle simple, and to estimate the gain of the converter, the following assumptions have been made [19]-[23].

1) All the power devices $S_{a}-S_{f}$ are ideal.
2) The drain-source output capacitance of all the power devices is equal, i.e., $C_{s a}=C_{s b}=C_{s c}=C_{s d}=C_{s e}=C_{s f .}$
3) The body diodes have the same characteristics.
4) All the transformers are alike, i.e., all four transformers have the same number of primary/secondary $N_{p} / N_{s}$ turns, the magnetizing inductances are equal, $L_{m 1}=L_{m 2}=L_{m 3}=L_{m 4}$, each transformer has the same amount of leakage inductance, $L_{k 12}=L_{k 34}$
5) The characteristics of all of the rectifiers $D_{I}-D_{8}$ are the same.
6) The filter elements $L_{o_{-} T}$, and $C_{o_{-} T}$ are referred to as the total output filter inductor and capacitor and are sufficient to maintain the output voltage constant.

## C.1. ZERO VOLTAGE SWITCHING-LOW-GAIN MODE

In low-gain mode, the converter configures the primary winding of all four transformers in series. As shown in the waveform Figure 4(a), the devices on the common leg $S_{c}$ and $S_{d}$ remain OFF, and the phase shifted control is applied to the outer two legs. The power is transferred through a diagonal pair of devices $S_{a}-S_{b}$, and $S_{e}-S_{f}$ on the primary side and through rectifier $D_{l}-D_{8}$ on the secondary side. The bridge voltage $V_{p 14}$ is divided among four transformers. Therefore, the input voltage on the primary winding of each transformer is $V_{\text {in }} / 4$, and the same amount of primary current $I_{p}$, flows through each transformer. To make the explanation more clear, a halfswitching cycle is divided into six distinct states. The operational status of the key circuit components in each mode is shown in Figure 5.

## a. Mode 1

This mode starts when the power device $S_{a}$ turns OFF at $\mathrm{t}=\mathrm{t}_{\mathrm{o}}$. The primary current continues to flow through capacitor $C_{s a}$. The flow of primary current charges and discharges capacitors $C_{s a}$ and $C_{s b}$ respectively. Since the total output filter inductance $L_{o_{-} T}$ reflects to the primary side and is in series with the equivalent leakage inductor $L_{k_{-} L}$, the primary current $I_{p 14}$ continues to flow [22], [24]. The energy stored in the leakage inductors circulates in this mode, therefore, the


FIGURE 4. Control signal and key operational waveforms, (a) low-gain mode, (b) high-gain mode.
primary current $I_{p}\left(t_{1}\right)=I_{p}\left(t_{0}\right)$ remains nearly the same during this interval. At the end of mode 1, the voltage across the capacitor $C_{s a}$ rises to the input voltage $V_{i n}$, and the voltage across $C_{s b}$ decays to zero voltage, forcing the body diode $D_{s b}$ to conduct.

## b. Mode 2

The capacitor $C_{s b}$ completely discharges at $\mathrm{t}=\mathrm{t}_{1}$, diode $D_{s b}$ conduct and clamps the voltage across $C_{s b}$ at zero and thus arrange zero voltage turn ON for the device $S_{b}$. The dead time between the devices of the leading leg $S_{a}$ and $S_{b}$ is of significant importance to ensure complete zero voltage switching. The dead time must be larger [25] than the time duration of mode 1 i.e.,


$$
\begin{equation*}
T_{d}(l e a d)>\frac{2 C_{A B}}{I_{p 14}\left(t_{1}\right)} V_{p 14} \tag{3}
\end{equation*}
$$

where $T_{d}$ is the dead time between devices of the leading leg and $C_{A B}$ is combined output capacitance of these devices. During charging and discharging of capacitors $C_{s a}$ and $C_{s b}$, the primary current drops to $I_{p 14}\left(t_{1}\right)=\frac{1}{n_{L}} I_{L o_{-} T}$, where $I_{L o_{-} T}$ is the total load current.

## c. Mode 3

At time $\mathrm{t}_{2}$, the bridge voltage $V_{p 14}$ drops to zero voltage. The primary device $S_{f}$ turns OFF at zero voltage and the primary current starts charging and discharging capacitors $C_{s f}$ and $C_{s e}$ respectively. As the bridge voltage reaches $V_{p 14}=-V_{C s f}$, the primary current $I_{p 14}$ starts to decay. As a result, the current flowing in secondary rectifiers $D_{2}, D_{4}, D_{6}$ and $D_{8}$ decays. To

FIGURE 5. Low-gain mode, status of the key circuit elements during the operation in modes 1-6.
overcome this shortfall, the other secondary rectifiers $D_{1}, D_{3}$, $D_{5}$, and $D_{7}$ also start conducting, clamp all secondary windings to zero voltage. The full bridge voltage $V_{p 14}$ appears on the sum of leakage inductors $L_{k_{-} L}$, which resonates along with $C_{s f}$ and $C_{s e}$. The primary current $I_{p 14}$ can be expressed as

$$
\begin{equation*}
I_{p 14}(\operatorname{mode} 3)=I_{p 14(t 2)} \cos \frac{1}{\sqrt{2 L_{k_{-} L} C_{E F}}}\left(t-t_{2}\right) \tag{4}
\end{equation*}
$$

The capacitance $C_{E F}$ is the sum of the output capacitance of both devices $S_{e}$ and $S_{f}$. At the end of this mode, the voltage across capacitor $C_{s f}$ reaches the input voltage $V_{i n}$ and the voltage across $C_{s e}$ drops to zero voltage, which turns the body diode $D_{s e}$ ON. The duration of this mode can be determined as

$$
\begin{equation*}
T(\text { mode } 3)=\sqrt{2 L_{k_{-} L} C_{E F}} \sin ^{-1} \frac{V_{p 14}}{\left(\sqrt{\frac{L_{k_{-} L}}{2 C_{E F}}}\right) I_{p 14(t 2)}} \tag{5}
\end{equation*}
$$

## d. Mode 4

At time $\mathrm{t}_{3}$, after capacitor $C_{s e}$ is completely discharged, body diode $D_{s e}$ clamps the voltage across the power device $S_{e}$ at zero voltage and makes it ready to turn ON at zero voltage. To achieve zero voltage switching, the dead time between devices of the lagging leg $S_{e}$ and $S_{f}$ must be greater than the time interval of mode 3, i.e.,

$$
\begin{equation*}
T_{d}(\operatorname{lag})>T(\operatorname{mode} 3) \tag{6}
\end{equation*}
$$

In this mode, the body diode of both the diagonal devices $S_{b}$ and $S_{e}$ start to conduct and the energy stored in the equivalent leakage inductor $L_{k_{-} L}$ is regenerated to the input source. On the secondary side, all rectifiers $D_{l}-D_{8}$ continue to conduct, and $I_{p 14}$ decays in equivalent leakage inductor. At time $t_{4}$, the primary current crosses the zero line, the decay in $I_{p 14}$ during this mode can be expressed as

$$
\begin{equation*}
I_{p 14}(t)=I_{p 14}\left(t_{3}\right)-\frac{V_{p 14}}{L_{k_{-} L}}\left(t-t_{3}\right) \tag{7}
\end{equation*}
$$

## e. Mode 5

At the start of this mode, the primary current starts building up linearly in the reverse direction through devices $S_{b}$ and $S_{e}$. As the primary current $I_{p 14}$ is not sufficient to power the load, all rectifiers $D_{l}-D_{8}$ remain ON . The full input voltage is impressed on the equivalent leakage inductor, which increases the input current in the reverse direction. As soon as the primary current reaches to the value equal to the reflected load current, the rectifies $D_{2}, D_{4}, D_{6}$, and $D_{8}$ turns OFF, while the rectifiers correspond to the second set of secondary windings i.e., $D_{1}, D_{3}, D_{5}$, and $D_{7}$ continue to conduct. After this mode, the load is powered from the source.

## f. Mode 6

This is the power delivery mode. The power is delivered from the input source to the load. On the primary side, the devices $S_{b}$ and $S_{e}$ conduct, and the equal amount of primary current
flows through the primary winding of each transformer. Similarly, on the secondary side, the rectifiers $D_{1}, D_{3}, D_{5}$ and $D_{7}$ along with the corresponding secondary windings of transformers $T_{1}-T_{4}$ conduct to power the load and the output filter capacitor $C_{o}$. The primary current $I_{p 14}$ can be determined as

$$
\begin{gather*}
I_{p 14}(t)=\left\{\left(\frac{V_{p 14}-n_{L} V_{o u t}}{L_{m_{-} L}+L_{k_{-} L}+\left(n_{L}\right)^{2} L_{o_{-} T}}\left(t-t_{5}\right)\right)\right.  \tag{8}\\
\left.\quad+I_{L o \_-T}\left(t_{5}\right) / n_{L}\right\}
\end{gather*}
$$

The output voltage $V_{\text {out }}$ is determined as

$$
\begin{equation*}
V_{o u t_{-} L}=2 D_{\text {eff }} \frac{V_{p 14}}{n_{L}} \tag{9}
\end{equation*}
$$

The effective duty cycle $D_{\text {eff }}$ is defined as $D_{\text {eff }}=D-$ $\left(D_{\text {loss }}+\varphi_{\text {shift }}\right)$, where $D$ is a duty ratio. At the end of this mode, it completes one half-cycle. In the next half-cycle, the same principle applies to achieve ZVS of the other diagonal pair $S_{a}$ and $S_{f}$.

The above discussion infers that PSFB converters deliver actual power to the load only in mode 6. It means that the primary current in the rest of the modes merely circulates within the circuit elements [26]. The only significant duration within this interval is the length of dead time between the devices of the same leg, which is required to ensure zero voltage switching of the devices. Equations (3) and (5) shows that the required dead time is independent of the operational duty cycle. Therefore, the operation with a low duty cycle merely increases the total losses.

## C.2. ZERO VOLTAGE SWITCHING-HIGH-GAIN MODE

To keep the analysis consistent with the previous mode, the discussion follows the same methodology as discussed in the low-gain mode. As shown earlier in Figure 4(b), the main difference in this mode is that the common leg becomes active, clamps voltage on the common point to $V_{i n_{-} \max }$ and zero in alternate half cycles. It means that the devices of this leg $S_{c}$ and $S_{d}$ turn ON/OFF alternately. This configures pair of seriesconnected transformers $T_{1}-T_{2}$ and $T_{3}-T_{4}$ in parallel. The voltage and current across each pair is represented as $V_{p 12}$, $V_{p 34}$ and $I_{p 12}, I_{p 34}$ respectively. As seen, the drive signals to the devices of both outer legs are in phase, whereas the common leg acts as out of phase with the others. The working of the converter in this mode is also divided into six distinct modes. Figure 6 shows the status of key components in each mode. One device from each leg takes part to deliver power from source to the load. In the first half-cycle, a group of devices $S_{a}, S_{d}$, and $S_{e}$ deliver power to the load, similarly, in the next half-cycle the other group $S_{b}, S_{c}$, and $S_{f}$ deliver power to the load. On the secondary side, two groups of rectifiers $D_{I}$, $D_{3}, D_{6}, D_{8}$ and $D_{2}, D_{4}, D_{5}, D_{7}$ conduct in alternate half-cycles. The flow of primary current through each group of transformers follows the opposite direction. Because of this,
alternate secondary windings conduct during the same halfcycle. Similar to the previous mode, all six devices achieve ZVS on the principle of phase shifted full bridge converter, however as discussed earlier, circuit elements act differently in both mode. The following is a brief analysis of each mode.

## a. Mode 1-2

Mode-1 starts when parallel devices $S_{a}$ and $S_{e}$ turn OFF at t = $\mathrm{t}_{0}$. Both primary current $I_{p 12}$ and $I_{p 34}$ continue to flow through capacitors $C_{s a}$ and $C_{s e}$ respectively. This charges capacitors $C_{s a}$ and $C_{s e}$, and discharges the opposite device capacitors $C_{s b}$ and $C_{s f .}$ The moment $C_{s b}$ and $C_{s f}$, discharge completely, the antiparallel body diodes $D_{s b}$ and $D_{s f}$ start to conduct and clamps the drain-source voltage of the respective device to zero, this
prepares both devices to turn ON with zero voltage switching. To ensure zero voltage switching of both leading legs, the dead time between the switching of the opposite devices should be greater than the expressions given in (10) and (11)

$$
\begin{align*}
& T_{d}(\text { lead } 1)>\frac{2 C_{A B}}{I_{p 12}\left(t_{1}\right)} V_{p 12}  \tag{10}\\
& T_{d}(\text { lead } 2)>\frac{2 C_{E F}}{I_{p 34}\left(t_{1}\right)} V_{p 34} \tag{11}
\end{align*}
$$

The right-hand sides of (10) and (11) are the duration of mode 1. At the end of mode-2, $I_{p 12}$ and $I_{p 34}$ drops and are equal to the reflected load current.


FIGURE 6. High-gain mode, status of the key circuit elements during the operation in modes 1-6.

## b. Mode 3-4

The bridge voltage $V_{p 12}$ and $V_{p 34}$ across the primary windings is zero at time $\mathrm{t}_{2}$. The device $S_{d}$ turns OFF at zero voltage and the sum of both primary currents $I_{p 12}$ and $I_{p 34}$ contribute to charge and discharge the capacitors $C_{s d}$ and $C_{s c}$ respectively. As soon as the secondary current decays below output inductor current, there becomes shortfall of current on the secondary side, therefore the other non-conducting rectifiers start conducting, which in turn short-circuit all secondary windings. Thus the voltage $V_{p 12}$ and $V_{p 34}$ are applied on the leakage inductor $L_{k 12}$ and $L_{k 34}$ respectively. The current $I_{p_{-} \text {com }}$ in the common leg is,

$$
\begin{equation*}
I_{p_{-} \operatorname{com}}=I_{p_{-} \operatorname{com}\left(t_{2}\right)} \cos \frac{1}{\sqrt{2 L_{k_{-} H} C_{C D}}}\left(t-t_{2}\right) \tag{12}
\end{equation*}
$$

At time $\mathrm{t}_{3}$, the capacitor $C_{s c}$ completely discharges, the body diode $D_{s c}$ clamps drain-source voltage of the device $S_{c}$ down to zero. Therefore, the device $S_{c}$ is ready to turn ON observing ZVS. To achieve ZVS, the dead time between the devices of the lagging leg $S_{c}$ and $S_{d}$ should be

$$
\begin{equation*}
T_{d}(\text { lagging })>\sqrt{2 L_{k_{-} H} C_{C D}} \sin ^{-1} \frac{V_{i n}}{\left(\sqrt{\frac{L_{k_{-} H}}{2 C_{C D}}}\right) I_{p(t 2)}} \tag{13}
\end{equation*}
$$

The right-hand side of (13) is the duration of mode 3. In mode4 , only the body diodes of $S_{c}, S_{b}$, and $S_{f}$ conduct, whereas on the secondary side, all rectifiers $D_{l}-D_{8}$ continue to conduct, keeping the secondary windings shorted. The current in both primary and secondary windings continues to decay. At $t_{4}$, the current $I_{p 12}$ and $I_{p 34}$ start to decay below zero, the body diodes $D_{s c}, D_{s b}$ and $D_{s f}$ turn OFF naturally. Both primary currents in mode 4 can be expressed as

$$
\begin{align*}
& I_{p 12}(t)=I_{p 12}\left(t_{3}\right)-\frac{V_{p 12}}{L_{k 12}}\left(t-t_{3}\right)  \tag{14}\\
& I_{p 34}(t)=I_{p 34}\left(t_{3}\right)-\frac{V_{p 34}}{L_{k 34}}\left(t-t_{3}\right) \tag{15}
\end{align*}
$$

## c. Mode 5-6

In mode $5, I_{p 12}$ and $I_{p 34}$ continue to build up in reverse direction through leakage inductors $L_{k 12}$ and $L_{k 34}$ respectively. The slope of this rise is a function of input voltage and the respective leakage inductor. As the primary current $I_{p 12}$ and $I_{p 34}$ meet the reflected load current, the rectifiers $D_{2}, D_{4}, D_{5}$ and $D_{7}$ turn OFF, while rectifiers $D_{1}, D_{3}$, $D_{6}$, and $D_{8}$ remain ON. It starts mode 6 , which delivers power to the load. The power device $S_{c}$ in the common leg together with both the diagonal devices $S_{b}$ and $S_{f}$ conducts with phase shifted control. The dc output voltage $V_{\text {out }}$ is

$$
\begin{equation*}
V_{o u t_{-} H}=2 D_{\text {eff }} \frac{V_{p 12}}{n_{H}} \tag{16}
\end{equation*}
$$

The primary current $I_{p 12}$ and $I_{p 34}$ is determined as

$$
\begin{align*}
& I_{p 12}(t)=I_{p 34}(t) \\
& =\left\{\left(\frac{V_{p 12}-n_{H} V_{o u t}}{2 L_{m_{-} H}+2 L_{k_{-} H}+\left(n_{H}\right)^{2} L_{o_{-} T}}\left(t-t_{5}\right)\right)\right.  \tag{17}\\
& \left.+I_{L_{-} T}\left(t_{5}\right) / n_{H}\right\}
\end{align*}
$$

The amount of primary current flowing through the device $S_{c}$ of the common leg is the sum of the current flowing in the other two legs i.e.

$$
\begin{equation*}
I_{p_{-} \text {com }}(t)=I_{p 12}\left(t_{5}\right)+I_{p 34}\left(t_{5}\right) \tag{18}
\end{equation*}
$$

The ZVS characteristics of the lagging leg are better in highgain mode. Because of the reduced magnetizing inductance, the primary current is higher as compared to other mode.

## III. CHARACTERISTICS OF THE CONVERTER

## A. DC GAIN OF THE CONVERTER

The effective dc voltage gain of the converter depends upon the number of transformers and the interconnection with supply voltage. Based on that, the effective gain differs in both modes. Rewriting (9) and (16), the output voltage of both modes is

$$
\begin{align*}
& V_{\text {out } \_L}=2 D_{\text {eff }} \frac{N_{s}}{N_{p}}\left(\frac{V_{\text {in }}}{4}\right)  \tag{19}\\
& V_{\text {out } \_H}=2 D_{\text {eff }} \frac{N_{s}}{N_{p}}\left(\frac{V_{\text {in }}}{2}\right) \tag{20}
\end{align*}
$$

The dc gain for each mode can be written as

$$
\begin{gather*}
G_{-L}=\frac{V_{o u t}}{V_{\text {in }}}=\frac{1}{2} \frac{N_{s}}{N_{p}} D_{e f f}  \tag{21}\\
G_{-H}=\frac{V_{\text {out }}}{V_{\text {in }}}=\frac{N_{s}}{N_{p}} D_{e f f} \tag{22}
\end{gather*}
$$

Equations (21) and (22) infer that for the same operating conditions, the gain of the converter in high-gain mode is double as much the gain in low-gain mode.

## B. SETTING THE RANGE OF OPERATIONAL MODES

Since the gain of the proposed converter possesses different characteristics as compared to a conventional converter, the operational duty also varies differently against the input voltage. As the input voltage increases instead of reducing the duty cycle, the proposed converter can be configured to a lowgain mode where the duty cycle has to set high again to maintain the operating conditions. The operational range of each mode can be optimized depending upon the requirement of the chosen application. For example, the converter can be configured to operate in high-gain mode from $V_{\text {in_min }}$ to $1 / 2 V_{\text {in_max }}$, then can be configured to the low-gain mode when the input voltage rises above $1 / 2 V_{\text {in_max }}$.

## C. REDUCED CIRCULATION CURRENT

As said, the duty cycle varies differently in the proposed converter. A comparison plot is shown in Figure 7, for the normalized operating condition, $N_{p} / N_{s}=1$, and $V_{o}=12 \mathrm{~V}$, and considering the duty cycle maximum at the minimum level of the input voltage. In conventional converters, the duty cycle drops linearly against the input voltage, whereas in the proposed converter it possesses different characteristics. By using the gain switchover characteristics, it operates in the high-gain mode for the input voltage $100-200 \mathrm{~V}$, above 200 V it reconfigures to the low-gain mode and sets the duty cycle high again. As seen, for the increase in input voltage from 100 V to 400 V , the reduction in the duty cycle is $75 \%$ in the conventional converter, whereas it is $50 \%$ in the proposed converter. The reduced duty cycle extends the freewheeling interval which degrades performance.


FIGURE 7. Comparison of duty cycle between the proposed and the conventional converter against the variation in the input voltage.
As discussed earlier, during this interval, primary current circulates only through the primary devices. This contributes to the increase in conduction losses. Wider is the freewheeling interval the more will be the losses. The comparison of circulation current that flows during the period of one halfcycle is shown in Figure 8. As seen for the same operating conditions, the circulation current flows for less period in the proposed converter. For example at $V_{i n}=200 V$, the current circulates for $52 \%$ of the time in the conventional converter, whereas it drops to $4 \%$ when the proposed converter reconfigures to another mode.


FIGURE 8. Comparison of the percentage length of the flow of circulation current in a half-cycle period for increasing input voltage and constant output voltage.

## D. CONSIDERATION OF MODE SWITCHOVER

To ensure the intended operation of the converter, the switchover of modes requires careful considerations. There are two important aspects to be considered. One is the stability of the output voltage and the other is the switching of respective power devices. Both require a smooth transition to ensure proper operation. When the transition occurs, the converter resets effective gain from high to low or vice versa, which varies the operational duty of the converter. The strategy adopted for the evaluation of the concept is shown in Figure 9, where the line voltage is sensed and the controller enters into a transition strategy. A delay of $15 \mu \mathrm{sec}$ has been introduced between the switchovers to ensure demagnetization of transformers. To keep the output voltage stable the new duty cycle has been updated one cycle earlier the start of switchover command.


FIGURE 9. Control strategy implemented for the smooth transition of mode switchovers.

## E. CURRENT STRESS

The parallel connection of secondary windings reduces the current stress on secondary elements such as windings, rectifiers and filtering components by a factor of four. This helps to reduce the volume and cost of the converter. The current stress on primary devices is different in both modes. This is because the transformers and devices are configured differently in each mode. In low-gain mode, the current stress on the devices of the leading leg $S_{a}-S_{b}$, and the lagging leg $S_{e^{-}}$ $S_{f}$, is given as the sum of the magnetizing current and the reflected load current, i.e.

$$
\begin{equation*}
I_{p_{-} L}=I_{L M_{-} L}+I_{O_{-} T} / n_{L} \tag{23}
\end{equation*}
$$

In high-gain mode, all three legs are active, the current flows through legs $S_{a}-S_{b}$, and $S_{e}-S_{f}$ is

$$
\begin{equation*}
I_{a b}=I_{e f}=I_{L M_{-} H}+I_{o_{-} T} / n_{H} \tag{24}
\end{equation*}
$$

Since the current adds up in the common leg, therefore common leg bears twice as much stress as compared to the other two legs i.e., $I_{c d}=I_{a b}+I_{e f}$

## F. Reduced size of the output filter inductor

The operation with a high duty ratio also reduces the ripple current on the filtering components. The peak to peak current
ripple in the output filter inductor depends upon the operational duty cycle and is estimated as [20]

$$
\Delta I_{p k-p k}=\left\{\left(\frac{N_{s}}{N_{p}} V_{\text {in }}-V_{\text {out }}\right)\left(1-2 D_{\text {eff }}\right) T_{s}\right\} / L_{o}
$$

The elimination of freewheeling interval and hence the operation with high duty cycle reduces the peak-peak ripple current in the output filter inductor. Besides, since the secondary windings of the transformers are connected in parallel, the amount of load current flowing through each winding is $I_{O_{-} T} / 4$. This further cuts the size and cost of filtering components.

## IV. LOSS CONSIDERATIONS

To investigate the performance of the proposed converter, the concept is applied to an example application, and the theoretical losses are first estimated for both the operational modes. The specifications of the example application along with the key circuit components/ transformer parameters are given in TABLE 1.

TABLE 1. Specification of the Example Application and Key Parameters of Key Circuit Components/ a Single Transformer.

| Symbol | Quantity | Value |
| :--- | :--- | :--- |
| $V_{\text {in }}$ | Input voltage | $100-400 \mathrm{~V}_{\mathrm{dc}}$ |
| $V_{\text {out }}$ | Output voltage | $12 \mathrm{~V}_{\mathrm{dc}}$ |
| $P_{\text {out }}$ | Load power | 1.2 kW |
| $f_{s}$ | Switching frequency | 200 kHz |
| $S_{a}-S_{f}$ | Power devices | GS 66508 B |
| $D_{l}-D_{8}$ | Rectifiers | SBLF25L30 |
| $D S P$ | Microchip's dsPIC | Dspic33fj16gs |
|  | Core shape/ size/material | PQ 20/20/3C95 |
| $L_{p} / L_{s}$ | Primary/ secondary inductance | $190 / 3 \mu \mathrm{H}$ |
| $L_{k p} / L_{k s}$ | Primary/secondary leakage | $2.8 / 0.05 \mu \mathrm{H}$ |
| $R a c$ | inductance |  |
| $R$ | Primary/ secondary winding ac | $120 / 10 \mathrm{~m} \Omega$ |
| $N_{p}: N_{s}: N_{s}$ | resistance | Primary to secondary turn ratio |
| $L_{o}$ | Output filter inductor | $4: 1: 1$ |
| $C_{0}$ | Output filter capacitor | $4.7 \mu \mathrm{H}$ |

The component-specific parameters such as device switching characteristics, drain-source resistance, and forward voltage drop have been taken from the respective datasheet. The core parameters are taken from the manufacturer's datasheet and other key parameters of the transformers such as ac resistance $R_{a c}$ of the windings, leakage inductance and the magnetizing inductance have been measured on Bode-100 impedance analyzer. The table of equations used to estimate the losses is given in TABLE 2 [27]. As seen the operation in high-gain mode adds one switching device and two gate drivers in loss contribution. For the operation in high-gain mode, the input voltage range is set as $V_{i n}=100-200 \mathrm{~V}$, whereas, it is set as $V_{i n}=200-400 \mathrm{~V}$ for low gain mode. The losses are calculated for the complete range of input voltage and the load power. An example comparison is shown in Figure 10, for the load power of 1.2 kW .

TABLE 2. Table of Equations Used in the Loss Analysis.

| Part | Loss | Calculation |  |
| :---: | :---: | :---: | :---: |
|  |  | high-gain mode | low-gain mode |
| Power devices | Driver <br> Conduction | $\begin{gathered} P_{d r}=\left(V_{g s} Q_{g} f\right) \times 6 \\ P_{\text {cond }}=\left(I_{r m s}^{2} R_{d s}\right) \times 3 \end{gathered}$ | $\begin{gathered} P_{d r}=\left(V_{g s} Q_{g} f\right) \times 4 \\ P_{\text {cond }}=\left(I_{r m s}^{2} R_{d s}\right) \times 2 \end{gathered}$ |
|  | switching | $\begin{aligned} & P_{\text {sw }} \\ & =\left(V _ { \text { in } } I _ { \text { rms } } f \left(t_{\text {rise }}\right.\right. \\ & \left.+t_{\text {fall }}\right) \times 3 \end{aligned}$ | $\begin{aligned} & P_{\text {sw }} \\ & =\left(V _ { \text { in } } I _ { \text { rms } } f \left(t_{\text {rise }}\right.\right. \\ & \left.\left.+t_{\text {fall }}\right)\right) \times 2 \end{aligned}$ |
| Rectifiers | Conduction | $\begin{aligned} & P_{D} \\ & =\left(\frac{1}{2} V_{f} I_{o}+I_{\text {Srms }}^{2} R_{D}\right) \\ & \times 8 \end{aligned}$ | $\begin{aligned} & P_{D} \\ & =\left(\frac{1}{2} V_{f} I_{o}+I_{\text {srms }}^{2} R_{D}\right) \\ & \times 8 \end{aligned}$ |
| Transformer | Copper <br> Core | $\begin{aligned} & P_{c u} \\ & =\left(I_{\text {Ims }}^{2} R_{a c}\right. \\ & \left.+I_{\text {Srms }}^{2} R_{\text {Sac }}\right) \times 4 \\ & P_{c}=\left(K_{f e} B^{\beta} V_{e}\right) \times 4 \end{aligned}$ | $\begin{aligned} & P_{c u} \\ & =\left(I_{r m s}^{2} R_{a c}\right. \\ & \left.+I_{s r m s} R_{S a c}\right) \times 4 \\ & P_{c}=\left(K_{f e} B^{\beta} V_{e}\right) \times 4 \end{aligned}$ |

As seen, the losses are similar in both modes. Generally, power transformer mainly contributes towards the total loss in power converters, here as the input voltage increases above the specified limit, converter reconfigures to low-gain mode, which doubles the number of series-connected transformers, as a result, this keeps the volt-sec constant in both modes. As the input voltage increases, the loss goes up because of the reduced duty cycle. The loss distribution among different parts is also similar in both modes. Two additional switching devices and higher magnetizing current marginally increase the losses in high-gain mode.


FIGURE 10. Comparison of the loss for both modes at 1.2 kW of the load power.

## V. COMPARISON OF THE PROPOSED AND A CONVENTIONAL CONVERTER

The design and performance comparison of key factors between the proposed converter and the conventional converter is listed in TABLE 3. The comparison is based on the analytical calculations made to the same specifications. As discussed, the operation with a high duty cycle keeps the performance stable. Moreover, higher operational duty results in reduced ringing and overshoot which improves EMI performance. The conduction and switching losses are slightly higher in the proposed due to the addition of two more devices. Although the component count in the proposed converter is
higher which adds complexity, however the reduced stress on circuit components reduces the required power rating and volume of the components. The cost of components mainly depends upon the level of stress and in some cases, the only option available is the customized solution [28], [29]. For the example design, the required dc current rating of the filtering components is approximately 100 Amps if the design would have been made with the conventional approach. The availability of such high rating component is narrow and the solution is either the use of multiple components or the customized. However, on the economies of scale, the conventional design may be more cost-effective [28]. The presented approach of split transformers and parallel configuration of circuit elements simplifies heat management and improves system reliability.

TABLE 3. Example Comparison of the Key Parameters between the Design with the Proposed and the Conventional Approach.

| Quantity | Conventional <br> converter | Proposed <br> converter |
| :--- | :--- | :--- |
| Circulation current at Vin (max.) | $75 \%$ | $50 \%$ |
| Switching/ conduction loss | $100 \%$ | $150 \%$ |
| Duty cycle at Vin (max.) | $10 \%$ | $25 \%$ |
| Stress on rectifiers | $100 \%$ | $25 \%$ |
| Stress on filtering elements | $100 \%$ | $25 \%$ |
| Thermal management | Complex | Simple |
| EMI | High | Low |
| Performance against input voltage | Degrading | Stable |
| Design complexity | Less | High |

## VI. EXPERIMENTAL VERIFICATIONS

For the verification of the proposed concept, a prototype of an example application of the proposed converter is designed and investigated. The assembled converter along with the assembled control card is shown in Figure 11. The control card contains Microchip's dsPIC, multiplexers and other necessary feedback and line sense circuitry. The switching control of power devices is routed via multiplexers. The power card consists of power devices, transformers, rectifiers and filters. The specifications of the prototype are the same as listed previously in TABLE 1. As given the physical turn ratio $N_{p} / N_{s}$, of a single center-tapped transformer is $4: 1: 1$. By using (1) and (2) the effective dc conversion ratio becomes 8:1:1 in high-gain mode and it changes to 16:1:1 in low-gain mode. The performance of the converter is investigated for different operating conditions, for example, the variation in the line voltage and the load conditions. When the line voltage increases, in conventional PSFB converter, it requires to reduce the duty cycle to keep the output voltage constant, the proposed converter instead varies the effective turn ratio of the transformer to keep the output voltage constant. To verify that, the working range in the example investigations is set as $\mathrm{V}_{\mathrm{in}}=$ $100-200 \mathrm{~V}_{\mathrm{dc}}$ for high-gain mode, and above $200 \mathrm{~V}_{\mathrm{dc}}$ up to $400 \mathrm{~V}_{\text {dc }}$ for low-gain mode. Each mode is characterized up to the load power of 1.2 kW .

Figure 12, demonstrates the concept of circulation current. As seen current continues to flow during the freewheeling


FIGURE 11. Picture of the prototype, showing both the control card and the power card.


FIGURE 12. Demonstration of the flow circulation current in freewheeling interval. Ch 2:-500mA/div, Ch 4:-200V/div, time base:$1 \mu \mathrm{sec} / \mathrm{div}$.
interval when the voltage at the primary winding of the transformer is zero. It means no power is transferred and circulation current merely flows through power devices adding more conduction losses. The more is the freewheeling interval, more is the loss.

Figure 13 and 14 demonstrate the comparison of the freewheeling interval between the working of a conventional converter and the proposed converter. In both figures, channel 4 represents the differential voltage as an input to the primary windings i.e., $V_{p 14}$ in low-gain mode, and $V_{p 12}$ or $V_{p 34}$ in highgain mode. In figure 13, suppose a conventional converter is working at $V_{i n}=200 \mathrm{~V}$, at some point the input voltage increases to 400 V , to keep the output voltage constant, it is required, as shown, to reduce the duty cycle, which ends in the larger freewheeling interval. Instead of reducing the duty cycle, the proposed converter switches to another mode to reduce the effective turn ratio and keeps the duty cycle and the output voltage constant. Figure 14, explains that the duty cycle remains unchanged in both modes even though the change in

Author et al.: Preparation of Papers for IEEE Open Journal of the IES


Figure 13. Working of a conventional converter, increased input voltage extends the freewheeling interval, Ch 4:-200V/div, time base:$1 \mu \mathrm{sec} / \mathrm{div}$.


Figure 14. Working of the proposed converter, no change in the duty cycle despite 100\% change in input voltage, Ch $4:-200 \mathrm{~V} / \mathrm{div}$, time base:-1 $\mu \mathrm{sec} / \mathrm{div}$.
the input voltage is $100 \%$. Since converter reconfigures the effective turn ratio $N_{p} / N_{s}$, it becomes half in the high-gain mode as compared to the low-gain mode, therefore, the input voltage also requires to reduce to half to maintain the operating conditions.

Figure 15(a) and 15(b), again demonstrates how the switchover of effective gain keeps the operational duty constant. The operation in both modes has been captured for the same operating conditions but double the variation in the input voltage. The bridge voltage $V_{p 34}$ and $V_{p 14}$ for high-gain mode and low-gain mode have been captured respectively against the output voltage. As given in (19) and (20), the effective gain of the converter depends on the interconnection of transformers in each mode. Therefore, to keep the gain equal, operational duty cycle has to increase or decrease accordingly. As seen, the operational duty is same for both the modes although the change in the input voltage is $100 \%$.

Figure 16 shows the smooth dynamic switchover of modes when the input voltage crosses the set limit. The transformer bridge voltage $V_{p 34}$ and $V_{p 14}$ of both the operational modes have been simultaneously captured along with the input voltage and the output voltage of the converter. The figure shows both the actual waveforms captured at the trigger level of the oscilloscope and magnified view of the interval when mode switchover takes place. As the input voltage reaches the switchover voltage, the controller updates the operational duty and then adds the delay before switching to another mode. The output voltage remains almost constant.


Figure 15. Demonstration of equal operational duty and maintained output voltage in both modes for the same load. Ch 1:-200V/div, Ch 2:- 20V/div, time base:-1 $\mu \mathrm{sec} / \mathrm{div}$.


Figure 16. Dynamic transition of converter from high-gain mode to low-gain mode. Ch 1:-100V/div, Ch 2:- 50V/div, Ch 3:- 100V/div, Ch 4:20V/div.

In high-gain mode all three legs become active and the primary current is equally divided into two paths i.e., the primary current $I_{p 12}$ and $I_{p 34}$. Figure 17, shows the bridge voltage along with primary current $\left(V_{p 12}, I_{p 12}, V_{p 34}, I_{p 34}\right)$ for both paths. As seen both paths bear the same level of voltage and current. Both of these currents add up in the common leg, which makes twice as much stress on the devices of this leg.


FIGURE 17. Demonstration of the equal amount of the flow of primary current in high-gain mode through two different paths. Ch 1:-200V/div, Ch 2:-250mA/div, Ch 3:-200V/div, Ch 4:-250mA/div time base:-1 $\mu \mathrm{sec} / \mathrm{div}$.

Figures 18-21 show the soft switching characteristics of the converter for different operating conditions. The ZVS is observed by capturing simultaneously the gate/drain waveforms of the respective devices. Figure 18-19, compare the ZVS of leading legs for both modes of the operation. In high-gain mode, both outer legs act as the leading leg. In Figure 18, the switching waveforms of both low side devices $S_{b}$ and $S_{f}$ have been captured. Channel 1 and channel 4 respectively show the gate-source voltage and the drain-source voltage of device $S_{b}$, whereas channel 2 and channel 3 are respectively the gate-source voltage and the drain-source voltage of device $S_{f}$.


FIGURE 18. ZVS of leading leg-high-gain mode, $100 \%$ of the rated load. Ch 1:-5V/div, Ch 2:-5V/div,Ch 3:-100V/div, Ch 4:-100V/div, time base:-0.5 $\mu \mathrm{sec} / \mathrm{div}$.


FIGURE 19. ZVS of the leading leg-low-gain mode, $\mathbf{1 0 0 \%}$ of the rated load.Ch 1:-5V/div, Ch 4:-200V/div, time base:-0.5 $\mu \mathrm{sec} / \mathrm{div}$.

Similarly, Figure 19, represents switching waveforms of the device $S_{b}$ of the leading leg for the operation in low-gain mode. The operating condition for both figures is $V_{i n}=200 \mathrm{~V}_{\mathrm{dc}}$ / $400 \mathrm{~V}_{\mathrm{dc}}, V_{\text {out }}=12 \mathrm{~V}_{\mathrm{dc}}, P_{\text {out }}=1.2 \mathrm{~kW}$. As seen, these devices possess the same switching characteristics in both modes. All devices turn ON observing complete zero voltage switching.

In phase shifted full bridge converter, it is difficult to achieve ZVS for the lagging leg at light load. The switching of devices of the lagging leg together with the devices of the leading leg has also been investigated at light load. For this, the load is reduced to $10 \%$ of the rated load i.e. $P_{\text {out }}=100 \mathrm{~W}$. Figure 20, compares the ZVS characteristic of both legs together for the operation in high-gain mode, and Figure 21, shows the characteristics for the operation in low-gain mode. In high-gain mode, since both leading legs have the same characteristics, the switching waveforms of only the device $S_{b}$ have been compared. As seen in figures, the devices of the leading leg observe complete ZVS in both modes, while the devices of the lagging leg show better performance in the highgain mode as compared to the series mode. It means the devices of lagging leg observe ZVS for a wide range of load power. This is because of the fact, that the operation of the converter in high-gain mode stores twice as much inductive


FIGURE 20. ZVS of the leading leg and the lagging leg, 10\% load-highgain mode, Ch 1:-5V/div, Ch 2:-5V/div, Ch 3:-100V/div, Ch 4:-100V/div, time base:- $0.5 \mu \mathrm{sec} / \mathrm{div}$.


FIGURE 21. ZVS of the leading leg and the lagging leg, 10\% load-lowgain mode, Ch 1:-5V/div, Ch 2:-5V/div, Ch 3:-200V/div, Ch 4:-200V/div, time base:-0.5 $\mu \mathrm{sec} / \mathrm{div}$.
energy as the operation in a low-gain mode that makes it possible for the lagging leg to observe ZVS for a wider range.

The performance of the converter for the full range of input voltage has also been characterized. Figure 22, is the efficiency curve over the complete range of input voltage $V_{i n}=100 \mathrm{~V}$ - 400V. Similar to Figure 10, shows that the proposed converter maintains the efficiency stable for a wide range of input voltage. For $V_{i n}=100-200 \mathrm{~V}$ the converter operates in high-gain mode, as the input voltage increases the efficiency drops because of the reduced duty cycle. For $V_{i n}>$ 200 V , converter reconfigures to low-gain mode resets the duty cycle high again, which results in improved efficiency. As a comparison with the theoretical loss shown in Figure 10, the losses at $V_{\text {in }}=150 \mathrm{~V}$ and $V_{\text {in }}=300 \mathrm{~V}$ are approximately 55 W and 50 W respectively. The theoretical efficiency comes out above $95 \%$. As seen, the measured efficiency for the same operating is approximately $94 \%$ which is comparable with the calculated efficiency.


FIGURE 22. Performance curve of the proposed converter over the complete range of input voltage at the maximum of rated load.

## VII. CONCLUSION

A modified phase shifted full bridge converter has been presented. As a comparison with the conventional converter, the proposed converter keeps the duty cycle high for a wide range of input voltage. The reduced freewheeling interval improves the performance of PSFB converters by minimizing downgrading factors such as duty cycle loss, excessive circulation current, noise in rectifiers and high EMI. The operation with a high operational duty keeps the converter in continuous conduction mode that reduces large ripple current and hence reduces the size of the output filter inductor. Also the reduced voltage stress on transformers, wider operational duty minimizes the rate of magnetic flux excursion, which serves to further reduce the losses in the cores. The performance can be maintained stable by reconfiguring the converter into an appropriate mode following the variation in the line voltage and/or the demand in the load. As a proof of concept, a smooth transition of modes switchover has been demonstrated. This makes the proposal more applicable. The prototype results show that the power devices observe soft switching for a wide range that helps to extend ZVS range.

The design of a converter with multiple low profile cores and components reduces the weight and volume of the converter as compared to the design with a conventional single transformer. Therefore, the converter gets more attention for the applications where weight and volume are the main concerns. As a part of the future of work, a detailed analysis of the control strategy of the proposed concept will be presented as a separate work.

## REFERENCES

[1] N. Elsayad, H. Moradisizkoohi, and O. A. Mohammed, "Design and Implementation of a New Transformerless Bidirectional DC-DC Converter With Wide Conversion Ratios," IEEE Trans. Ind. Electron., vol. 66, no. 9, pp. 7067-7077, Sep. 2019, doi: 10.1109/TIE.2018.2878126.
[2] I. O. Lee and G. W. Moon, "Phase-shifted PWM converter with a wide ZVS range and reduced circulating current," IEEE Trans. Power Electron., vol. 28, no. 2, pp. 908-919, 2013, doi: 10.1109/TPEL.2012.2205408.
[3] R. Redl, N. O. Sokal, and L. Balogh, "A Novel Soft-Switching FullBridge DC/DC Converter: Analysis, Design Considerations, and Experimental Results at $1.5 \mathrm{~kW}, 100 \mathrm{kHz}$, " IEEE Trans. Power Electron., vol. 6, no. 3, pp. 408-418, 1991, doi: 10.1109/63.85909.
[4] H. K. Yoon, S. K. Han, J. S. Park, G. W. Moon, and M. J. Youn, "Zero-voltage switching two-transformer full-bridge PWM converter with lossless diode-clamp rectifier for PDP sustain power module," IEEE Trans. Power Electron., vol. 21, no. 5, pp. 1243-1251, 2006, doi: 10.1109/TPEL.2006.880346.
[5] C.-Y. Lim, Y. Jeong, and G.-W. Moon, "Phase-Shifted Full-Bridge DC-DC Converter With High Efficiency and High Power Density Using Center-Tapped Clamp Circuit for Battery Charging in Electric Vehicles," IEEE Trans. Power Electron., vol. 34, no. 11, pp. 1094510959, Nov. 2019, doi: 10.1109/TPEL.2019.2899960.
[6] X. Huo, K. Xu, R. Liu, X. Chen, Z. Li, and H. Yan, "A StructureReconfigurable Soft-Switching DC-DC Converter for Wide-Range Applications," Energies, vol. 12, no. 15, p. 2905, Jul. 2019, doi: 10.3390/en12152905.
[7] G. Xu, D. Sha, Y. Xu, and X. Liao, "Dual-Transformer-Based DAB Converter With Wide ZVS Range for Wide Voltage Conversion Gain Application," IEEE Trans. Ind. Electron., vol. 65, no. 4, pp. 33063316, Apr. 2018, doi: 10.1109/TIE.2017.2756601.
[8] Y. Shen, H. Wang, A. Al-Durra, Z. Qin, and F. Blaabjerg, "A Structure-Reconfigurable Series Resonant DC-DC Converter With Wide-Input and Configurable-Output Voltages," IEEE Trans. Ind. Appl., vol. 55, no. 2, pp. 1752-1764, Mar. 2019, doi: 10.1109/TIA.2018.2883263.
[9] Y. Jang and M. M. Jovanović, "A new PWM ZVS full-bridge converter," IEEE Trans. Power Electron., vol. 22, no. 3, pp. 987-994, 2007, doi: 10.1109/TPEL.2007.897008.
[10] X. Wu, X. Xie, C. Zhao, Z. Qian, and R. Zhao, "Low Voltage and Current Stress ZVZCS Full Bridge DC-DC Converter Using Center Tapped Rectifier Reset," IEEE Trans. Ind. Electron., vol. 55, no. 3, pp. 1470-1477, Mar. 2008, doi: 10.1109/TIE.2007.911921.
[11] Z. Guo, K. Sun, and L. Zhang, "Analysis and Evaluation of Dual HalfBridge Cascaded Three-Level DC-DC Converter for Reducing Circulating Current Loss," IEEE J. Emerg. Sel. Top. Power Electron., vol. 5, no. 1, pp. 351-362, 2017, doi: 10.1109/JESTPE.2016.2604853.
[12] Bo-Yuan Chen and Yen-Shin Lai, "Switching Control Technique of Phase-Shift-Controlled Full-Bridge Converter to Improve Efficiency Under Light-Load and Standby Conditions Without Additional Auxiliary Components," IEEE Trans. Power Electron., vol. 25, no. 4, pp. 1001-1012, Apr. 2010, doi: 10.1109/TPEL.2009.2033069.
[13] Y. J. Lee, Y. Bak, and K.-B. Lee, "Control Method for Phase-Shift Full-Bridge Center-Tapped Converters Using a Hybrid Fuzzy Sliding Mode Controller," Electronics, vol. 8, no. 6, p. 705, Jun. 2019, doi: 10.3390/electronics8060705.
[14] G.-B. Koo, G.-W. Moon, and M.-J. Youn, "New Zero-VoltageSwitching Phase-Shift Full-Bridge Converter With Low Conduction

Losses," IEEE Trans. Ind. Electron., vol. 52, no. 1, pp. 228-235, Feb. 2005, doi: 10.1109/TIE.2004.841063.
[15] Y. Jang, M. M. Jovanovic, and D. L. Dillman, "Hold-up time extension Circuit with integrated magnetics," IEEE Trans. Power Electron., vol. 21, no. 2, pp. 394-400, Mar. 2006, doi: 10.1109/TPEL.2005.869750.
[16] B. Yang, P. Xu, and F. C. Lee, "Range winding for wide input range front end DC/DC converter," Conf. Proc. - IEEE Appl. Power Electron. Conf. Expo. - APEC, vol. 1, pp. 476-479, 2001, doi: 10.1109/apec.2001.911689.
[17] Y. Shen, W. Zhao, Z. Chen, and C. Cai, "Full-Bridge LLC Resonant Converter With Series-Parallel Connected Transformers for Electric Vehicle On-Board Charger," IEEE Access, vol. 6, pp. 13490-13500, 2018, doi: 10.1109/ACCESS.2018.2811760.
[18] J. Muhlethaler, J. Biela, J. W. Kolar, and A. Ecklebe, "Improved Core-Loss Calculation for Magnetic Components Employed in Power Electronic Systems," IEEE Trans. Power Electron., vol. 27, no. 2, pp. 964-973, Feb. 2012, doi: 10.1109/TPEL.2011.2162252.
[19] G.-B. Koo, G.-W. Moon, and M.-J. Youn, "Analysis and Design of Phase Shift Full Bridge Converter With Series-Connected Two Transformers," IEEE Trans. Power Electron., vol. 19, no. 2, pp. 411419, Mar. 2004, doi: 10.1109/TPEL.2003.823193.
[20] R. Ayyanar and N. Mohan, "Novel soft-switching DC-DC converter with full ZVS-range and reduced filter requirement - Part II: Constantinput, variable-output applications," IEEE Trans. Power Electron., vol. 16, no. 2, pp. 193-200, 2001, doi: 10.1109/63.911143.
[21] G. Chen, Y. Deng, J. Dong, Y. Hu, L. Jiang, and X. He, "Integrated Multiple-Output Synchronous Buck Converter for Electric Vehicle Power Supply," IEEE Trans. Veh. Technol., vol. 66, no. 7, pp. 57525761, 2017, doi: 10.1109/TVT.2016.2633068.
[22] W. Chen, X. Ruan, and R. Zhang, "A Novel Zero-Voltage-Switching PWM Full Bridge Converter," IEEE Trans. Power Electron., vol. 23, no. 2, pp. 793-801, Mar. 2008, doi: 10.1109/TPEL.2007.915764.
[23] G. Ning, W. Chen, L. Shu, and X. Qu, "A Hybrid ZVZCS Dual-Transformer-Based Full-Bridge Converter Operating in DCM for MVDC Grids," IEEE Trans. Power Electron., vol. 32, no. 7, pp. 5162-5170, Jul. 2017, doi: 10.1109/TPEL.2016.2604246.
[24] X. Ruan, Soft-Switching PWM Full-Bridge Converters. Singapore Pte. Ltd.: John Wiley \& Sons, Ltd, 2014.
[25] S. A. Shirsavar, M. Hallworth, and a. Ben Potter, "Analytical calculation of resonant inductance for zero voltage switching in phase-shifted full-bridge converters," IET Power Electron., vol. 6, no. 3, pp. 523-534, 2013, doi: 10.1049/iet-pel.2012.0461.
[26] S. Shao, H. Chen, X. Wu, J. Zhang, and K. Sheng, "Circulating Current and ZVS-on of a Dual Active Bridge DC-DC Converter: A Review," IEEE Access, vol. 7, pp. 50561-50572, 2019, doi: 10.1109/ACCESS.2019.2911009.
[27] Z. Fang, T. Cai, S. Duan, and C. Chen, "Optimal Design Methodology for LLC Resonant Converter in Battery Charging Applications Based on Time-Weighted Average Efficiency," IEEE Trans. Power Electron., vol. 30, no. 10, pp. 5469-5483, Oct. 2015, doi: 10.1109/TPEL.2014.2379278.
[28] G. Domingues-Olavarria, P. Fyhr, A. Reinap, M. Andersson, and M. Alakula, "From Chip to Converter: A Complete Cost Model for Power Electronics Converters," IEEE Trans. Power Electron., vol. 32, no. 11, pp. 8681-8692, 2017, doi: 10.1109/TPEL.2017.2651407.
[29] P. Tu, S. Yang, and P. Wang, "Reliability and Cost based Redundancy Design for Modular Multilevel Converter," IEEE Trans. Ind. Electron., vol. 66, no. 3, pp. 1-1, 2018, doi: 10.1109/TIE.2018.2793263.

## APPENDIX-A CONCEPT OF CIRCULATION CURRENT

In switched-mode power converters, the regulation of the output voltage is generally maintained by adjusting the operational duty cycle in line with the operating conditions. As shown earlier in Figure 1, to balance the volt-second on the primary side and the secondary side the duty cycle has to decrease when the line voltage increases. This extends the freewheeling interval where primary current circulates merely through the switching devices. The useful intervals in a complete switching cycle are the intervals where power is delivered from the input side to the output side. A typical timing diagram of a phase shifted full bridge converter along with transformer primary voltage and current is shown in Figure 23, where A and B represent one leg and C and D represent the second leg. As shown during the freewheeling interval, the transformer primary winding voltage effectively remains zero and there is no transfer of power, primary current circulates only through the primary devices. This contributes to the increase in conduction losses. The wider is the freewheeling interval the more will be the loss. As seen the power is transferred alternately from $\mathrm{t}_{5}-\mathrm{t}_{6}$ and $\mathrm{t}_{11}-\mathrm{t}_{12}$. The rest of the time is referred to as the freewheeling interval. The only significant duration within this interval is the length of dead time between the devices of the same leg, which is required to ensure zero voltage switching of the devices. The loss due to the circulation current dominates during the freewheeling period. The primary current circulates at its peak through power devices results in more conduction loss.


FIGURE 23. Explanation of circulation current in a typical phase shifted full bridge converter.


M Abu. Bakar has received a degree of MS in 2012 in the field of power engineering from Mid Sweden University, Sweden. He is currently pursuing his PhD degree in power engineering at Mid Sweden University. His fields of interest are power electronics, and analog and digital electronics. He has years of industrial experience designing a customized solution related to electrical and electronics engineering.


KENT BERTILSSON received an MSc degree in electronics from Mid Sweden University, Sundsvall, Sweden, in 1999, and a PhD degree from the Royal Institute of Technology, Stockholm, Sweden, in 2005, in the field of device design and optimization of silicon carbide devices. Since 2005, he is leading the research in power electronics at Mid Sweden University where he is currently a full professor. In 2009, he co-founded SEPS Technologies AB, Sundsvall, where he is the CEO. He has authored and co-authored more than 60 papers in international journals and conferences in the fields of semiconductor device simulations, silicon carbide devices, detectors, and power electronics.

