miun.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Automatic FSM synthesis for low-power mixed synchronous/asynchronous implementation
Mid Sweden University, Faculty of Science, Technology and Media, Department of Information Technology and Media.
Mid Sweden University, Faculty of Science, Technology and Media, Department of Information Technology and Media.
Responsible organisation
2001 (English)In: VLSI design (Print), ISSN 1065-514X, E-ISSN 1563-5171, Vol. 12, no 2, 167-186 p.Article in journal (Refereed) Published
Abstract [en]

Power consumption in a synchronous FSM (Finite-State Machine) can be reduced by partitioning it into a number of coupled sub-FSMs where only the part that is involved in a state transition is clocked. Automatic synthesis of a partitioned FSM includes a partitioning algorithm and sub-FSM synthesis to an implementation architecture. In this paper, we first introduce an implementation architecture for partitioned FSMs that uses gated-clock technique for disabling idle parts of the circuits and asynchronous controllers for communication between the sub-FSMs. We then describe a new transformation procedure for the sub-FSM. The FSM synthesis flow has been automated in a prototype tool that accepts an FSM specification. The tool generates RT-level VHDL code with identical cycle-to-cycle input/output behaviour in accordance to with the specification. An average power reduction of 45% has been obtained for a set standard FSM benchmarks.

Place, publisher, year, edition, pages
2001. Vol. 12, no 2, 167-186 p.
Keyword [en]
Low-power design, FSM decomposition, FSM partitioning, Asynchronous logic, Gated-clock techniques, RT-synthesis
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:miun:diva-2319ISI: 000169987200007Scopus ID: 2-s2.0-0034925866Local ID: 1556OAI: oai:DiVA.org:miun-2319DiVA: diva2:27351
Available from: 2008-09-30 Created: 2008-09-30 Last updated: 2016-10-11Bibliographically approved

Open Access in DiVA

No full text

Scopus

Search in DiVA

By author/editor
Oelmann, BengtO'Nils, Mattias
By organisation
Department of Information Technology and Media
In the same journal
VLSI design (Print)
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

Total: 291 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf