miun.sePublikationer
Ändra sökning
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Basic Speed and Power Properties of Digital Floating-gate Circuits Operating in Subthreshold
Mittuniversitetet, Fakulteten för naturvetenskap, teknik och medier, Institutionen för informationsteknologi och medier. (Electronics Design Division)
Department of Informatics, University of Oslo. (Electronics division)
Mittuniversitetet, Fakulteten för naturvetenskap, teknik och medier, Institutionen för informationsteknologi och medier. (Electronics Design Division, STC)ORCID-id: 0000-0001-9572-3639
2005 (Engelska)Ingår i: Proceedings of IFIP VLSI-SOC 2005: International Conference on Very Large Scale Integration, Edith Cowan Univ , 2005, s. 229-232Konferensbidrag, Publicerat paper (Refereegranskat)
Abstract [en]

For digital circuits with ultra-low power consumption,floating-gate circuits have been considered to be a techniquepotentially better than standard static CMOS circuits.By having a DC offset on the floating gates, theeffective threshold voltage of the floating-gate transistoris adjusted and the speed and power performance can bealtered. In this paper the basic performance related propertiessuch as power, delay, power-delay product (PDP),and energy-delay product (EDP) for floating-gate circuitsoperating in subthreshold are investigated. Based on circuitsimulations in a 120nm process technology, it isshown that for the best case, the power can be reducedapproximately by one order of magnitude at the expenseof increased delay, while the PDP is more or less constantin comparison to static CMOS. The EDP can be reducedby two orders of magnitude at the expense of reducednoise margins.

Ort, förlag, år, upplaga, sidor
Edith Cowan Univ , 2005. s. 229-232
Nyckelord [en]
low power electronics subthreshold floating-gate
Nationell ämneskategori
Annan elektroteknik och elektronik
Identifikatorer
URN: urn:nbn:se:miun:diva-8006OAI: oai:DiVA.org:miun-8006DiVA, id: diva2:133023
Konferens
IFIP International Conference on Very Large Scale Interaction
Projekt
STC - Sensible Things that CommunicateTillgänglig från: 2009-01-07 Skapad: 2009-01-07 Senast uppdaterad: 2020-01-29Bibliografiskt granskad
Ingår i avhandling
1. Performance of Digital Floating-Gate Circuits Operating at Subthreshold Power Supply Voltages
Öppna denna publikation i ny flik eller fönster >>Performance of Digital Floating-Gate Circuits Operating at Subthreshold Power Supply Voltages
2007 (Engelska)Licentiatavhandling, sammanläggning (Övrigt vetenskapligt)
Abstract [en]

All who is involved in electronic design knows that one of the critical issues

in today’s electronic is the power consumption. Designers are always looking for

new approaches in order to reduce currents while still retain performance.

Floating-gate (FGMOS) circuits have previously been shown to be a promising

technique to improve speed and still keep the power consumption low when

power supply is reduced below subthreshold voltage for the transistors.

In this thesis, the goal is to determine how good floating-gate circuits can be

compared to conventional static CMOS when the circuits are working in

subthreshold. The most interesting performance parameters are speed and power

consumption and specifically the Energy-Delay Product (EDP) that is a

combination of those two. To get a view over how the performance varies and how

good the FGMOS circuits are at their best case, the circuits have been designed and

simulated for best case performance.

The investigation also includes trade-offs with speed and power

consumption for better performance, how to select floating-gate capacitances, how

a large circuit fan-in will affect performance and also the influence of different

kinds of refresh circuits.

The first simulations of the FGMOS circuits in a 0.13 μm process have

several interesting results. First of all, in the best case it is shown that FGMOS has

potential to achieve up to 260 times in better EDP-performance compared to CMOS

at 150 mV power supply. Continuing with simulations of FGMOS capacitances

shows that minimum floating-gate capacitance can be as small as 400 fF and more

realistic performance shows that EDP is 37 times better for FGMOS (with parasitic

capacitances included). Other aspects of FGMOS design have been to look at how

refresh circuits will affect performance (semi-floating-gate circuits) and how a

larger fan-in will change noise margin and EDP. It turns out that refresh circuits

with the same transistor size does not give a noticeable change in performance

while an increase of 8 times in size will give between 5 and 10 times wors EDP.

When it comes to fan-in the simulations shows that a maximum fan-in of 5 is

possible at 250 mV supply and it decrease to 3 when supply voltage is reduced to

150 mV.

Finally, it should be kept in mind that tuning the performance of FGMOS

circuits with trade-offs and by changing the floating-gate voltages to achieve

results like the ones stated above will also always affect the noise margins, NM, of

the circuits. As a consequence of this, the NM will sometimes be so close to 1 that a

fabricated circuit with that NM may not be as functional as simulations suggests.

The probability to design functional FGMOS circuits in subthreshold does not

seem to be a problem though.

Ort, förlag, år, upplaga, sidor
Sundsvall: Mittuniversitetet, 2007. s. 44
Serie
Mid Sweden University licentiate thesis, ISSN 1652-8948 ; 18
Nationell ämneskategori
Elektroteknik och elektronik
Identifikatorer
urn:nbn:se:miun:diva-9333 (URN)91-85317-35-7 (ISBN)
Presentation
(Engelska)
Opponent
Handledare
Tillgänglig från: 2009-07-10 Skapad: 2009-07-10 Senast uppdaterad: 2011-02-06Bibliografiskt granskad

Open Access i DiVA

fulltext(78 kB)814 nedladdningar
Filinformation
Filnamn FULLTEXT01.pdfFilstorlek 78 kBChecksumma SHA-512
68315911105bfc21e39a9bf92f92fc34cc694c804aeffce83ad4004e344846f23c51fd7aff31ed6a94d7f7244786e11bf46dee47b5f8585968ca6fe5a7f55e45
Typ fulltextMimetyp application/pdf

Personposter BETA

Alfredsson, JonOelmann, Bengt

Sök vidare i DiVA

Av författaren/redaktören
Alfredsson, JonOelmann, Bengt
Av organisationen
Institutionen för informationsteknologi och medier
Annan elektroteknik och elektronik

Sök vidare utanför DiVA

GoogleGoogle Scholar
Totalt: 814 nedladdningar
Antalet nedladdningar är summan av nedladdningar för alla fulltexter. Det kan inkludera t.ex tidigare versioner som nu inte längre är tillgängliga.

urn-nbn

Altmetricpoäng

urn-nbn
Totalt: 1338 träffar
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf