miun.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Pseudo floating-gate design limitations in Nano-CMOS with low power supply
Mid Sweden University, Faculty of Science, Technology and Media, Department of Information Technology and Media. (Electronics design division)
Department of Informatics, University of Oslo.
2008 (English)In: Proceedings of IFIP VLSI-SOC Conference 2008: Rhodes, Greece, October 2008, 2008Conference paper, Published paper (Refereed)
Abstract [en]

This paper shows simulation results from a recentlyproposed Pseudo Floating-Gate (PFG) technique for use insubthreshold. The design and simulations is performed in a 120nm process CMOS technology and show that there arelimitations that will make subthreshold PFG very difficult tomanufacture with full functionality. The simulations showlimitations in fan-in that will contribute to making it harder tomanufacture structures that have small area or a higharithmetic complexity per active element. It also showbandwidth limitations for the input and output signals.As a complement to the simulations of our PFG design we havealso made a summary of several different kinds of PFGtechniques that are previously developed and some of theirlimitations. The summary also tries to determine where thePFG techniques originates from and present an overview of themost obvious limitations they have.

 

Place, publisher, year, edition, pages
2008.
Keywords [en]
low power digital cmos subthreshold floating-gate design
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:miun:diva-7568OAI: oai:DiVA.org:miun-7568DiVA, id: diva2:127774
Projects
STC - Sensible Things that CommunicateAvailable from: 2009-01-07 Created: 2008-12-10 Last updated: 2010-03-16Bibliographically approved
In thesis
1. Limitations of subthreshold digital floating-gate circuits in present and future nanoscale CMOS technologies
Open this publication in new window or tab >>Limitations of subthreshold digital floating-gate circuits in present and future nanoscale CMOS technologies
2008 (English)Doctoral thesis, comprehensive summary (Other scientific)
Place, publisher, year, edition, pages
Sundsvall: Mid Sweden University, 2008. p. 129
Series
Mid Sweden University doctoral thesis, ISSN 1652-893X ; 54
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
urn:nbn:se:miun:diva-7567 (URN)978-91-85317-97-4 (ISBN)
Public defence
(English)
Supervisors
Available from: 2008-12-10 Created: 2008-12-10 Last updated: 2011-02-06Bibliographically approved

Open Access in DiVA

fulltext(68 kB)520 downloads
File information
File name FULLTEXT01.pdfFile size 68 kBChecksum SHA-512
9d1f0ff63c4a77bceda5383bf385587ba8fb2e040b6002c89abb39147ce60d8ff6facd3fdd26db9e4ca011fc58b55e13125481ba320b7277d996524bc44758c5
Type fulltextMimetype application/pdf

Authority records BETA

Alfredsson, Jon

Search in DiVA

By author/editor
Alfredsson, Jon
By organisation
Department of Information Technology and Media
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 520 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 685 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf