Design and characterization of 64K pixels chips working in single photon processing mode

Xavier Llopart Cudié

Supervisors: Docent Christer Fröjdh
Doctor Michael Campbell

Electronics Design Division, in the
Department of Information Technology and Media
Mid Sweden University, SE-851 70 Sundsvall, Sweden

ISSN 1652-893X
Mid Sweden University Doctoral Thesis 27

ISBN 978-91-85317-56-1
Design and characterization of 64K pixels chips working in single photon processing mode

Xavier Llopant Cudié

© Xavier Llopant Cudié, 2007

Electronics Design Division, in the Department of Information Technology and Media Mid Sweden University, SE-851 70 Sundsvall Sweden

Telephone: +46 (0)60 148889

Printed by Kopieringen Mittuniversitetet, Sundsvall, Sweden, 2007
a la meva família,
ABSTRACT

Progress in CMOS technology and in fine pitch bump bonding has made possible the development of high granularity single photon counting detectors for X-ray imaging. This thesis studies the design and characterization of three pulse processing chips with 65536 square pixels of 55 µm x 55 µm designed in a commercial 0.25 µm 6-metal CMOS technology. The 3 chips share the same architecture and dimensions and are named Medipix2, Mpix2MXR20 and Timepix.

The Medipix2 chip is a pixel detector readout chip consisting of 256 x 256 identical elements, each working in single photon counting mode for positive or negative input charge signals. The preamplifier feedback provides compensation for detector leakage current on a pixel by pixel basis. Two identical pulse height discriminators are used to define an energy window. Every event falling inside the energy window is counted with a 13-bit pseudo-random counter. The counter logic, based in a shift register, also behaves as the input/output register for the pixel. Each cell also has an 8-bit configuration register which allows masking, test-enabling and 3-bit individual threshold adjust for each discriminator. The chip can be configured in serial mode and readout either serially or in parallel. Measurements show an electronic noise ~160 e⁻ rms with a gain of ~9 mV/ke⁻. The threshold spread after equalization of ~120 e⁻ rms brings the full chip minimum detectable charge to ~1100 e⁻. The analog static power consumption is ~8 µW per pixel with Vdda=2.2 V.

The Mpix2MXR20 is an upgraded version of the Medipix2. The main changes in the pixel consist of: an improved tolerance to radiation, improved pixel to pixel threshold uniformity, and a 14-bit counter with overflow control. The chip periphery includes new threshold DACs with smaller step size, improved linearity, and better temperature dependence.

Timepix is an evolution of the Mpix2MXR20 which provides independently in each pixel information of arrival time, time-over-threshold or event counting. Timepix uses as a time reference an external clock (Ref_Clk) up to 100 MHz which is distributed all over the pixel matrix during acquisition mode. The preamplifier is improved and there is a single discriminator with 4-bit threshold adjustment in order to reduce the minimum detectable charge limit. Measurements show an electrical noise ~100 e⁻ rms and a gain of ~16.5 mV/ke⁻. The threshold spread after equalization of ~35 e⁻ rms brings the full chip minimum detectable charge either to ~650 e⁻ with a naked chip (i.e. gas detectors) or ~750 e⁻ when bump-bonded to a detector. The pixel static power consumption is ~13.5 µW per pixel with Vdda=2.2 V and Ref_Clk=80 MHz.

This family of chips have been used for a wide variety of applications. During these studies a number of limitations have come to light. Among those are limited energy resolution and surface area. Future developments, such as Medipix3, will aim to address those limitations by carefully exploiting developments in microelectronics.
SAMMANDRAG

Framstegen inom CMOS-teknologin och tekniken för bump bondning har möjliggjort utveckling av högupplösande bilddetektorer för detektering av enskilda röntgenfotoner eller laddade partiklar. Denna avhandling behandlar design och karakterisering av tre pulsräknande utläsningskretsar med 65536 kvadratiska bildelement med storleken 55 x 55 um². De tre kretsarna, benämnda Medipix2, Mpix2MXR20 och Timepix, delar samma arkitektur och dimensioner.


Timepix är en vidareutveckling av Mpix2MXR20 som medger detektering av ankomsttid, time-over-threshold eller pulsräknande individuellt i varje bildelement. Timepix utnyttjar en extern klocka (Ref_Clk) med frekvenser upp till 100 MHz som distribueras över hela bildmatrisen. Förstärkaren är förbättrad och en enkel diskriminator med 4 bitars tröskeljustering används för att minimera lägsta detekterbara laddningspulsers. Mätningar visar ett elektroniskt brus på ~100 e⁻ rms och förstärkningen 16,5 mV/ke⁻. Med en tröskelspridning på 35 e⁻ rms blir minsta detekterbara laddning för den nakna kretsen (t.ex. i en gasfyllt detektor) ~650 e⁻ och för en bondad detektor ~750 e⁻. Den statiska effektförbrukningen är ~13,5 mV per bildelement vid Vdda=2,2 V och Ref_Clk= 80 MHz.

ACKNOWLEDGEMENTS

I came to CERN in May 1999 to help in the design of the Medipix2 chip. Soon after my arrival, Michael Campbell offered me the possibility to start my doctoral studies in the Microelectronics group for the design and characterisation of the Medipix2. Eight years have passed and two other chips have been designed since then. I owe a lot to Michael, firstly for accepting with such patience the time it has taken me to complete this thesis, but mostly for always being an excellent supervisor and giving me good technical advice and encouragement.

This thesis would not have been possible without the support of Christer Fröjdh who immediately accepted me as a doctoral student at Mittuniversitetet, and Erik Heijne who has been a reference for my work and a continuous source of knowledge.

I would like to express my gratitude to all the members of the Medipix collaboration which have become my “scientific family” during all these past years. In particular the financial support of the collaboration is grateful acknowledged. IFAE [IFA] contributed financially to my first 8 months at CERN. PANalytical [PAN] has contributed financially to the project through the support of the Medipix2 and Mpix2MXR20 developments. The EUDET project [EUD] has provided financial support to the Timepix development. I specially acknowledge for their technical support in the project the groups from IEAP-CTU [IEA] led by Stanislav Pospisil (for the development of Pixelman and the USB readout boards), NIKHEF [NIK] led by Jan Visschers (for the development of the MUROSv2.x boards and the multi-chip carriers), and INFN-Napoli [INF] led by Paolo Russo (for the development of Medisoft4.x).

I also would like to thank the different office mates I have had during these years: Roberto Dinapoli and Bettina Mikulec with whom I shared a lot of interesting technical and non-technical discussions; Lukas Tlustos for always being available for lessons in semiconductor physics and applied German…and Rafael Ballabriga for helping me keep my catalan alive and who has already shown excellence as an engineer.

Many people are to be acknowledged for their help and availability. In the Microelectronics groups at CERN I would like to thank to Paul, Giovanni (Anelli and Cervelli), Paulo, Jan, Federico, Bert, Danielle, Winnie, Matthieu, Francois, Laura, Giulia, Walter, Francis, Alessandro, Pierre, Mike and many others… Special thanks to Ian McGill and Francoise Cossey for their “magic” bonding ability.

All my love goes to my family (mama, papa, Joan, Oriol, avis, tiets, cosins…) who have always given me their support and affection. My heart is with my wife, Katta, for her endless support, love, and for giving me, so far, one wonderful daughter, Mireia.

Working in an international place like CERN gives one the chance to make friends from different cultures and traditions. Many come, some leave, and some
stay but all of them have contributed to the completion of this thesis even if they
don’t know it. Thanks specially to Manel, Blanca, Matteo, Roger, Eva and JuanRa.
To conclude and to make sure I didn’t forget anybody unintentionally, I also
would like to thank all the people who, reading the acknowledgements, think that
they have been forgotten...
# TABLE OF CONTENTS

ABSTRACT ............................................................................................................. I
SAMMANDRAG ........................................................................................................ III
ACKNOWLEDGEMENTS .................................................................................. V
TABLE OF CONTENTS ................................................................................... VII
LIST OF FIGURES ............................................................................................. XI
LIST OF PAPERS .................................................................................................. 1

## INTRODUCTION

1 IMAGING WITH SEGMENTED DETECTORS .............................................. 5

1.1 Digital X-ray Imaging............................................................................... 5

1.1.1 Direct versus indirect detection systems ........................................... 5

1.1.2 Counting versus integrating methods................................................ 5

1.2 Detector Technologies ............................................................................ 6

1.2.1 CCD ..................................................................................................... 6

1.2.2 Flat Panel Imager ............................................................................. 7

1.2.3 Monolithic Active Pixel Sensors (MAPS) ........................................ 8

1.2.4 DEPFET .......................................................................................... 10

1.2.5 Silicon on Insulator (SOI) ............................................................... 11

1.2.6 Hybrid pixel detectors..................................................................... 12

1.3 The Medipix Project (a Short History).................................................... 14

SUMMARY ........................................................................................................... 16

2 DESIGN OF THE MEDIPIX2 CHIP ......................................................... 17

2.1 Motivations and Requirements for the New Design ......................... 17

2.2 The Medipix2 Chip ............................................................................... 18

2.3 Pixel Cell ............................................................................................... 18

2.3.1 Analog block of the pixel................................................................. 20

2.3.2 Digital block of the pixel................................................................. 34

2.3.3 Pixel power distribution strategy.................................................... 39

2.3.4 Pixel Layout .................................................................................... 41

2.4 Medipix2 Periphery .............................................................................. 42

2.4.1 Analog Periphery ........................................................................... 43

2.4.2 Digital Periphery ........................................................................... 46

2.5 Tiling of Large Areas ........................................................................... 51

2.6 Summary ............................................................................................... 52
3  MEDIPIX2 MEASUREMENTS AND CALIBRATION .............................................. 55
  3.1  MEDIPIX2 READOUT SYSTEMS ................................................................. 55
      3.1.1 Medipix2 chipboards and probe card ............................................... 55
      3.1.2 Readout hardware ........................................................................ 57
      3.1.3 Readout software ....................................................................... 58
      3.1.4 Other Medipix2 readout developments ...................................... 59
  3.2  WAFER PROBING ..................................................................................... 59
      3.2.1 Communication Test (digital) ......................................................... 60
      3.2.2 DAC scan test (analog) .................................................................. 61
      3.2.3 Analog test .................................................................................. 63
  3.3  ELECTRICAL CHARACTERIZATION ......................................................... 63
  3.4  BUMP BONDING ..................................................................................... 64
  3.5  X-RAY IMAGING WITH THE MEDIPIX2 ............................................. 64
      3.5.1 Absolute pixel calibration ............................................................. 66
      3.5.2 The Medipix2 Quad .................................................................... 67
  3.6  RADIATION HARDNESS ......................................................................... 69
  3.7  SUMMARY .............................................................................................. 70

4  REDESIGN OF THE MEDIPIX2 (MPIX2MXR20) ............................................. 73
  4.1  MOTIVATION OF THE REDESIGN ............................................................ 73
  4.2  PIXEL UPGRADES .................................................................................. 74
      4.2.1 Mpix2MXR20 CSA ..................................................................... 76
      4.2.2 Mpix2MXR20 discriminator .......................................................... 78
      4.2.3 Shift Register and Counter (digital) ................................................. 79
  4.3  PERIPHERY UPGRADES .......................................................................... 80
      4.3.1 Mpix2MXR20 DACs .................................................................... 80
      4.3.2 Mpix2MXR20 test pulse architecture ............................................. 83
      4.3.3 IO logic upgrade ........................................................................ 84
      4.3.4 Fuses ....................................................................................... 85
      4.3.5 Other layout enhancements ........................................................... 86
  4.4  ELECTRICAL CHARACTERIZATION ......................................................... 86
      4.4.1 DAC Measurements .................................................................... 87
      4.4.2 Electrical characterization of the pixel .......................................... 89
      4.4.3 Low threshold equalization ......................................................... 93
      4.4.4 High threshold equalization ....................................................... 95
  4.5  IMAGING WITH THE MPIX2MXR20 ..................................................... 96
      4.5.1 Mpix2MXR20 overflow control ..................................................... 96
      4.5.2 Absolute calibration .................................................................. 97
  4.6  SUMMARY .............................................................................................. 98

5  TIMEPIX ....................................................................................................... 99
  5.1  GASEOUS DETECTORS: PIXEL AS A DIRECT ANODE ....................... 99
  5.2  TIMEPIX PIXEL CELL ......................................................................... 99
5.2.1 Modifications to the analog side of the pixel ................................100
5.2.2 Modifications of the digital side of the pixel................................. 104
5.2.3 Pixel Layout .................................................................................. 107
5.2.4 The reference counting clock (Ref_Clk) ........................................ 108
5.3 PERIPHERY DESIGN ........................................................................ 109
5.4 ELECTRICAL CHARACTERIZATION .................................................. 110
5.4.1 Optimization of the operating point of the pixel ........................... 110
5.4.2 Electrical characterization of the pixel ............................................ 113
5.5 FIRST MEASUREMENTS WITH GAS DETECTORS ............................. 113
5.6 ABSOLUTE CALIBRATION ................................................................. 115
5.7 SUMMARY ......................................................................................... 117
6 FUTURE DEVELOPMENTS IN PIXEL DETECTORS ............................... 119
6.1 LIMITATION OF THE ACTUAL CHIP (CHARGE SHARING) .................. 119
6.1.1 The Medipix3 Prototype chip ......................................................... 119
6.2 FUTURE DEVELOPMENTS FOR TIMEPIX ........................................ 122
6.3 THE SQUARE TILE ........................................................................... 123
6.4 SUMMARY ......................................................................................... 125
7 SUMMARY OF PUBLICATIONS ........................................................... 127
7.1 PAPER I ............................................................................................ 127
7.2 PAPER II ........................................................................................... 127
7.3 PAPER III .......................................................................................... 127
7.4 PAPER IV .......................................................................................... 127
7.5 PAPER V ............................................................................................ 128
7.6 PAPER VI .......................................................................................... 128
7.7 PAPER VII ......................................................................................... 128
7.8 PAPER VIII AND PAPER IX ............................................................... 128
7.9 PAPER X ............................................................................................ 128
7.10 PAPER XI ......................................................................................... 129
8 THESIS SUMMARY .............................................................................. 131
9 REFERENCES ........................................................................................ 135
PAPER I ................................................................................................. 141
PAPER II ............................................................................................... 149
PAPER III ............................................................................................... 159
PAPER IV ............................................................................................... 167
PAPER V ............................................................................................... 177
LIST OF FIGURES

Figure 1.1. Schematic diagram showing the concept of direct AMFPI [ZHA05]. ...7
Figure 1.2. The baseline architecture of CMOS imager [RIZ07]. Transistor M1 resets the photosite to reverse bias, transistor M2 is a row switch, while transistor M2 is the input of a source follower. Follower's current source (common to entire row) and column selection switch are located outside the pixel. ................................................................. 9
Figure 1.3. Cross-section of an annular pulsed clear DEPFET [ULR05]. The structure is symmetric around the source contact. The potential along the axis top gate-rear contact shows a minimum for electrons under the JFET channel................................................................. 11
Figure 1.4. Cross section of an SOI process using the substrate as sensitive detection volume [KUC04]. The layer of SiO$_2$ (buried oxide-BOX) insulates the CMOS readout electronics and the sensitive substrate (handle wafer)........................................................................ 11
Figure 1.5. Schematic of a hybrid pixel detector with the sensor chip and the electronics chip connected via bump bonds. ........................................................................ 12
Figure 1.6. Transistor density per pixel versus CMOS process for the three chips of the Medipix project. The Medipix1 chip is in reality build in a 1µm SACMOS technology but the component density achievable is comparable to a 0.6 µm standard CMOS process [MIK00]............................................................................................... 13
Figure 1.7. The Medipix1 pixel cell schematic................................................................. 15
Figure 1.8. A picture of the Medipix1 chip without detector sensor. ......................... 16
Figure 2.1. On the left the Medipix2 passivation openings. On the right the Medipix2 floor plan: the sensitive area with 65536 square pixels of 55 µm$^2$ (top), and the non-sensitive area (dark green) are shown. ...... 18
Figure 2.2. Medipix2 pixel schematic. In red the analog side and in blue the digital side. .......................................................................................... 19
Figure 2.3. Analog schematic. In red are highlighted the 10 global biasing 8-bit DACs used in the analog side. In blue analog power supplies are split accordingly for each biasing branch................................. 20
Figure 2.4. CSA schematic ................................................................. 21
Figure 2.5. CSA open loop response for $I_{\text{preamp}}$=500 to 1000nA. The phase margin is always > 70°................................................................. 23
Figure 2.6. Closed loop transfer function simulation with $I_{\text{krum}}$ from 5 to 20 nA. ....................................................................................................... 23
Figure 2.7. CSA output voltage simulation response for both collection polarities to an equivalent injected input charge of 1, 2, 3 and 4 ke$. $
On the left \( I_{krum}=15 \text{nA} \) on the right \( I_{krum}=5 \text{nA} \). \( I_{preamp}=750 \text{nA} \), \( V_{FBK}=1105 \text{mV} \) and \( V_{GND}=1.1 \text{V} \).

Figure 2.8. CSA output simulated gain versus \( I_{krum} \) for both polarities. \( I_{preamp}=750 \text{nA} \) and \( C_{in}=40 \text{fF} \).

Figure 2.9. Two simulations of the CSA output pulse width. On the left increasing input charges show a linear response due to the resistive feedback loop (\( I_{krum}=10 \text{nA} \) and \( I_{preamp}=1 \mu\text{A} \)). On the right increasing \( I_{krum} \) bias settings show a shorter pulse width due to the faster return to baseline (\( I_{preamp}=1 \mu\text{A} \) and \( Q_{in}=10 \text{ke}^- \)).

Figure 2.10. Front-end linear range is 900 mV (0.6 to 1.5 V). This is composed from the CSA linear output range from 0.3 to 1.5 V with linearity above 99.9% and the discriminator input range from 0.6 to 2.2 V.

Figure 2.11. CSA voltage and current sources of the critical nodes.

Figure 2.12. ENC calculation using an analog simulator for different \( I_{krum} \) an \( I_{preamp} \) bias settings. In these simulations the detector leakage current is zero and the input capacitance is \( 40 \text{fF} \).

Figure 2.13. ENC calculation using an analog simulator for an increasing input capacitance. The CSA is biased at default settings of \( I_{krum}=10 \text{nA} \) and \( I_{preamp}=750 \text{nA} \). The ENC slope is \( \sim 0.7 \text{e}^-/\text{fF} \).

Figure 2.14. *Medipix2* CSA layout. In the center are placed the \( C_{fb} \) and \( C_{test} \) realized as a metal to metal capacitance.

Figure 2.15. Discriminator block diagram.

Figure 2.16. Preamplifier and discriminators simulation response to a \( \pm 1 \text{ke}^- \) input charge. \( V_{FBK}=1.1 \text{V} \) and \( I_{krum}=10 \text{nA} \).

Figure 2.17. Layout of 1 discriminator branch. Total area is 27.5 \( \mu\text{m} \) x 13.4 \( \mu\text{m} \) and contains 22 transistors.

Figure 2.18. Digital section schematic. The global control lines are in red.

Figure 2.19. The layout of the pixel digital side.

Figure 2.20. DDL schematic. The global line is displayed in red.

Figure 2.21. Simulation example of two working modes of the DDL. Left: Energy window discrimination mode (1 count). Right: Single Discrimination mode (2 counts). The output pulse width is \( \sim 300 \text{ ns} \) (\( I_{Delay}=50 \text{nA} \)).

Figure 2.22. The *Medipix2* SR/C schematic. The global lines are displayed in red.

Figure 2.23. The layout of one DFF. Each cell contains 22 minimum-sized transistors.

Figure 2.24. PCR is formed by latching 8-bit of the 13-bit shift register.

Figure 2.25. Power distribution schematic of one column and one critical branch.

Figure 2.26. Worst case power supply voltage drop for a pixel at the top of the column for different metal widths and pixel biasing currents.

Figure 2.27. *Medipix2* layout. 1) Preamplifier; 2) High Threshold Discriminator; 3) Low Threshold Discriminator; 4) 8-bit Pixel Configuration Register; 5) DDL; 6) SR/C (13-bit shift register and logic).
Figure 2.28. The Medipix2 periphery floor plan. On blue the periphery blocks and IO lines using the analog power supply, on green the blocks and IO lines using digital power supply and on purple the blocks and IO lines using LVDS power supply.

Figure 2.29. Binary weighted architecture implemented in the Medipix2 DACs.

Figure 2.30. Layout of a Medipix2 8-bit DAC.

Figure 2.31. One Set-Reset flip flop from the Medipix2 digital library.

Figure 2.32. On the left: simplified diagram of LVDS Driver and receiver connected via 100Ω differential impedance media. On the right: LVDS data rate vs Cable Length in meters [NAT98].

Figure 2.33. On the left one LVDS receiver with the 100 Ω P+ diffusion. On the right the layout of one LVDS driver. The receivers are placed at the bottom left corner of Medipix2 while the LVDS drivers are placed at the bottom right corner of Medipix2.

Figure 2.34. The IO Logic schematic.

Figure 2.35. The Medipix2 IO Logic. 1)IO Decoder; 2)Post counter logic; 3) 256 binary column counter; 4) 3328 binary row counter.

Figure 2.36. End-of-Column logic schematic for 4 pixel columns.

Figure 2.37. End-of-Column logic layout. The image is rotated for printing purposes. The width of the EoC is 34 µm to cope with the high density pitch column pitch.

Figure 2.38. Distances from the last active pixels to the edge of the chip. The passivation openings are octagons of 20 µm long.

Figure 2.39. Schematic of two Medipix2 chips connected in daisy chain.

Figure 3.1 The Medipix2 probe card. The central hole is bigger than the Medipix2 sensitive for the test of the assemblies with x-ray sources.

Figure 3.2. Medipix2 CERN single chipboard coupled with the VHDCI cable. A naked Medipix2 chip is mounted on the PCB.

Figure 3.3. The Medipix2 NIKHEF octet board [FOR03] can hold up to 8 chips. In the image a Medipix2 Quad assembly is mounted on the board.

Figure 3.4. The Medipix2 NIKHEF quad board with a mounted Medipix2 quad.

Figure 3.5. The Muros2.1 system.

Figure 3.6. The MedipixUSB system connected to a Medipix2 CERN single chipboard [VYK06].

Figure 3.7. Two Medipix2 wafer maps from two different production runs. Each wafer contains 94 chips.

Figure 3.8. Pixel error rate versus read clock (Fclock) frequency for three different chips.

Figure 3.9. Medipix2 current DACs transfer functions.

Figure 3.10. Medipix2 voltage DACs transfer functions.

Figure 3.11. INL and DNL of the threshold DAC (V_THL) of one Medipix2 chip.

Figure 3.12. Two SEM images before assembling: On the left the eutectic tin-lead solder bumps sitting on top of the Medipix2 and on the right the Si sensor side. [Courtesy of A. Huffman, RTI].
Figure 3.13. A leave inside capton tape: image taken with a Medipix2 assembled to a high resistivity 300 µm p+ on n Si sensor exposed to a $^{55}$Fe X-ray source during 300 seconds. The images has been flatfield corrected. ................................................................. 65

Figure 3.14. On the left pixel threshold scan with a 10 x 10 µm$^2$ 7.9 keV pencil beam with its harmonics focused at the center of one pixel. On the right pixel linearity and gain slope extracted from the threshold scan.................................................................67

Figure 3.15. Section and top view schematic of a Medipix2 multi-chip structure (Medipix2 Quad) .................................................................................. 67

Figure 3.16. Threshold dispersion before equalization (step trace): Chip0 $\sigma$=394 e$^-$ rms and Chip[1-3] 416 e$^-$ rms with a minimum detectable charge of ~4400 e$^-$. Threshold dispersion after equalization (solid bar trace): Chip [0-3] $\sigma$=117 e$^-$ rms with a minimum detectable charge of ~1200 e$^-$. ................................................................. 68

Figure 3.17. Image taken with a $^{109}$Cd source using a 10 min acquisition time. On the left before equalization, and on the right after equalization. Note that the grey levels of the larger pixels have been normalized to their surface area. .................................................................69

Figure 3.18. Images taken with an equalized Medipix2 quad: On the left 500 ms acquisition of an anchovy with a W X-ray tube at 15 kVp; on the right: A 100 ms acquisition of a wrist watch with a W X-ray tube at 50 kVp. .................................................................................. 69

Figure 3.19. Threshold shift as seen in the 3-bit low threshold equalization mask. After 10 krad of integrated dose a threshold shift is clearly visible in the irradiated area. .................................................................70

Figure 4.1. The Mpix2MXR20 pixel cell. On the left the analog side and on the right the digital side................................................................. 75

Figure 4.2. The Mpix2MXR20 pixel cell layout. 1) Preamplifier; 2) High Threshold Discriminator; 3) Low Threshold Discriminator; 4) 8-bit configuration latches; 5) DDL; 6) 14-bit Counter and overflow control. In yellow the passivation opening for bump bonding............75

Figure 4.3. Threshold shift as seen in the 3-bit low threshold equalization mask. After 200 krad of integrated dose a threshold shift is clearly visible in the irradiated area. .................................................................76

Figure 4.4. On top the Medipix2 CSA. On the bottom the Mpix2MXR20 CSA using ELTs (at the bottom left). .................................................................77

Figure 4.5 On the left a typical Medipix2 3-bit equalization mask and on the right a Mpix2MXR20 3-bit equalization mask. The right picture has a better uniformity. .................................................................78

Figure 4.6. The Mpix2MXR20 SR/C schematic. The global lines are displayed in red................................................................. 79

Figure 4.7. Mpix2MXR20 PCR is formed by latching 8-bit of the 14-bit shift register .................................................................80
Figure 4.8. The Mpix2MXR20 periphery floor plan. On blue the periphery blocks and IO lines using the analog power supply, on green the blocks and IO lines using digital power supply and on purple the blocks and IO lines using LVDS power supply. The dashed lines indicate the upgrades or new blocks compared to Medipix2.

Figure 4.9. Circuit used to transform the temperature independent voltage ($V_{bg}$ of 1.16V) into a temperature independent current to bias the DACs ($I_2$ of 40nA).

Figure 4.10. A 14-bit voltage DAC layout. On the left: the regular structure of an 8-bit DAC is used to create a 4-bit DAC (coarse) by grounding the less significant bits. On the right: current source array and output stage of the 10-bit DAC.

Figure 4.11. On the left simulated linearity and gain response of the unitary gain buffers. The unitary gain dynamic range extends from ~0.4 to 2.2 V. On the right a simulation of the test pulse at the input and output of the buffer which is loaded with an extracted column equivalent impedance of 3 kΩ and 3 pF. The symmetrical rise and fall time are below 50 ns for an input charge of 400 mV (20 k e−).

Figure 4.12. Mpix2MXR20 fuses EoC register.

Figure 4.13. On the left the Medipix2 bond pads and on the right the Mpix2MXR20 bond pads. New pads are 100 µm longer for wire bonding robustness.

Figure 4.14. Two typical Mpix2MXR20 wafer maps obtained after selection process. Each Mpix2MXR20 wafer contains 107 dies.

Figure 4.15. Measured Current DACs from chip G6 of wafer XX4ISST (23).

Figure 4.16. Measured voltage DACs from chip G6 of wafer XX4ISST (23).

Figure 4.17. Measured threshold voltage DACs from chip G6 of wafer XX4ISST (23).

Figure 4.18. INL and DNL for the THL DAC of one Mpix2MXR20 chip.

Figure 4.19. Pixel characterization using the injection test pulse. The noise, gain, effective threshold and linearity can be extracted for all pixels using this technique.

Figure 4.20. On the left: normalized gain variation versus IPreamp DAC. On the right: ENC assuming Ctest 8 fF. Measurements realized over 8 pixels from chip G6 of wafer XX4ISST(23). The ENC measurements show a non continuous curve due to quantization errors.

Figure 4.21. Measured gain vs Preamp DAC with error bars showing the top-down pixel gain variation.

Figure 4.22. On the left: normalized gain variation versus Ikrum DAC. On the right: ENC assuming Ctest 8ff. Measurements realized over 8 pixels from chip G6 of wafer XX4ISST(23). The ENC measurements show a non continuous curve due to quantization errors.
Figure 4.23. Test pulse linearity for both polarities with a linear fit in 16 pixels across the matrix............................................................................................................. 92

Figure 4.24. Measured effective charge of 3 different pixels across the matrix during 28 consecutive hours. A new frame is taken every minute. Top: mean = 2469 e⁻ and sigma=18.3 e⁻; Middle: mean = 2514 e⁻ and sigma=16.5 e⁻; Bottom: mean = 2493 e⁻ and sigma=17.1 e⁻; ......... 93

Figure 4.25. Low threshold equalization using the noise floor for both collection polarities. Before equalization (step traces) the threshold variation is ~400 e⁻ for both polarities. After equalization (solid bar traces) the measured threshold variation is ~95 e⁻ for both polarities. Chip used J2-W15....................................................... 94

Figure 4.26. Row average threshold before (top and bottom curves) and after equalization (middle curve) for chip G6-W23. ............................................. 94

Figure 4.27. Threshold adjustment DAC linearity .................................................. 95

Figure 4.28. On the left: high threshold equalization distributions before (step traces) and after (solid bar trace) equalization. On the right the THL and THH equalization mask comparison. .......................................... 96

Figure 4.29. Image taken with a Mpix2MXR20 bonded to a 300 µm Si sensor of a ⁹⁰Sr β-source with 60 s exposure time. On the left the 2D image on the right the profile image. The pixel counter overflow control is stopped at 11810 counts. ......................................................... 97

Figure 4.30. Energy calibration of a Mpix2MXR20 bonded to a 300 µm thick Si sensor. Several materials have been put in front of a X-ray tube in order to use the fluorescence lines Kα and Kβ as calibration references: Cd (23.1 / 26.1 keV) Pd (21.2 / 23.8 keV) In (24.2 / 27.3 keV) Cu (8.05 / 8.9 keV). The measured gain slope is ~145 eV per THL DAC step and a minimum detectable energy of ~3.8 keV. ...... 98

Figure 5.1. The Timepix pixel cell. .................................................................. 100

Figure 5.2. Timepix simulated CSA output gain versus Ikrum. The addition of the cascode in the differential pair of the preamplifier improves the gain by ~30% in both polarities. The dotted curve corresponds to the Medipix2 gain shown in Figure 2.8. ......................................................... 102

Figure 5.3. Preamplifier voltage output linearity and dynamic range versus input charge. ................................................................. 102

Figure 5.4. Timepix simulated CSA output ENC versus Ikrum and Ipreamp. The dotted curve corresponds to the Medipix2 ENC for Ipreamp=750nA shown in Figure 2.12. ................................................................. 102

Figure 5.5. Simulated peaking time of the CSA output pulse. The cascode in the preamplifier reduces the CSA input capacitance and reducing the rise time for the same bias conditions as for Medipix2 and Mpix2MXR20...................................................... 103

Figure 5.6. Discriminator block diagram......................................................... 104

Figure 5.7. The TSL schematic. In red are displayed the global signals applied to all pixels simultaneously and in black the internal lines in each pixel............................................................ 106
Figure 5.8. Simulated output of a pixel configured in arrival time mode (left) and in TOT mode (right). .......................................................... 106

Figure 5.9. Timepix PCR is formed by latching 8 bits of the 14-bit shift register.106

Figure 5.10. Timepix pixel cell layout: 1) CSA, 2) Discriminator with 4-bit threshold equalization, 3) 8-bit PCR, 4) Ref_Clk buffer and TSL and 5) 14-bit shift register and overflow control............................... 107

Figure 5.11. Digital power distribution simulation on a column of pixels during Ref_Clk startup taking into account the parasitic capacitances and stray resistance at Ref_Clk=100 MHz. Once the Ref_Clk is fully propagated to all the column (≈ 50 ns) the digital power consumption is quasi-static. This effect reduces the coupling to neighboring analog lines.......................................................... 108

Figure 5.12. Analog wafer test for chip D10-W15 (class C chip). 100 pulses are sent in each acquisition. On the left all the pixels are in event counting mode: there is only information of number of dead columns. On the right all the pixels are in TOT mode: It can be seen the two dead columns and the pixel to pixel gain variations............ 110

Figure 5.13. Gain (in red) and ENC (in blue) versus Preamp DAC measured in event counting mode. The non-monotonic behavior is due to a digital problem in the DACs registers which affect only certain binary codes in some DACs. ............................................................. 111

Figure 5.14. Measured peaking time variation for three Preamp DAC settings. The measurement is done by setting the matrix in arrival time mode and sending one test pulse of 18.75 keV while scanning the global threshold. As expected the time-walk and gain maximizes for high preamp currents................................................................. 112

Figure 5.15. Gain (in red) and electrical noise (in blue) versus Ikrum biasing current measured in event counting mode............................................. 112

Figure 5.16 On the left: TOT mode measurement of a single cosmic background particle interacting on a gas volume of a triple GEM detector. The maximum number pixel value of 1929 counts corresponds after calibration to ∼120 keV. On the right: Arrival time measurement of a cosmic background particle obtained with a Micromegas gas gain grid coupled to the Timepix chip with a time resolution of ∼20ns. Both 2D images are made with raw data. The green background on the left image displays pixels with no counts........................................ 114

Figure 5.17. The full pixel matrix is in mixed-mode: every two pixels one is configured in TOT mode and the other in arrival time mode. After readout two images are generated from the same event using interpolation: On the left a TOT measurement, and on the right the arrival time measurement. Data taken during a test beam in DESY (Hamburg, November 2006). Green background shows pixels with no counts.......................................................... 114

Figure 5.18. Energy calibration of a Timepix bonded to a 300 µm high resistivity Si sensor. $^{109}\text{Cd}$ (with 22.1 and 24.9 keV emission lines)
and $^{55}$Fe (with a main 5.9 keV emission line) X-ray sources are used as energy references. The measured gain slope, on the right figure, is $\sim$87 eV per THL DAC step with a full chip minimum detectable charge of $\sim$2.7 keV.

Figure 5.19. S-curve response of a pixel in the center of the matrix before and after bump-bonding for two different chips but under the same bias conditions. The injected test pulse is 4.7 keV. The ENC is extracted from s-curve slope. After detector bump-bonding the measured ENC is $\sim$16% higher than with a naked chip.

Figure 5.20. On the left is shown TOT raw data for the full chip exposed to a $^{241}$Am radioactive source with 100 ms Shutter time. The large pixel clusters are the result of the charge deposition by single $\alpha$ particles (above 5 MeV). Three $\alpha$ clusters are shown in the 3D plot revealing the energy information. The single hits are due to the $^{241}$Am $\gamma$ radiation (mainly 13.9 and 59.5 keV). The threshold is set $\sim$3.1 keV, and $Ref\_Clk = 47.3$ MHz. The 2D images on the right and on the top left the green color indicates pixels with no counts.

Figure 6.1. CSA output pulse of a 4 pixel cluster after detecting a 59.5 keV photon from a $^{241}$Am radioactive source. The event is split amongst the 4 pixels generating a distortion in the measured spectrum. Data taken using the Medipix2 3x3 analog output with 4 channels connected to a 1Gs/s digital oscilloscope. X= 200 ns/div and Y= 10 mV/div.

Figure 6.2. The Medipix3 prototype. The 8 x 8 pixel matrix is at the centre of the chip. The top and bottom bon pads are used for analog power, transistor biasing, and seven injection test pads. The lateral pads are used for digital power and digital communication.

Figure 6.3. The Medipix3 pixel cell schematic.

Figure 6.4. The Medipix3 prototype pixel layout: 1) CSA, 2) Shaper and replica currents, 3) Discriminators with 5-bit threshold adjustment, 4) Control logic, 5) Two 15-bit shift register/counters, 6) 19-bit PCR and 7) Arbitration circuit.

Figure 6.5. Drawing of the proposed RELAXD tile. The sensor (blue) is connected to 4 $Mpix2MXR20$ chips by (red) flip-chip solder balls. The $Mpix2MXR20$ chips (red) are connected to the printed circuit board (green) by etching holes through the chips, while on their backside contact is made via Ball-Grid-Array technology (white balls). [Vis06]

Figure 6.6. The square tile. Wafer thinning and thorough-wafer vias are built in order to interconnect the sensor material, the pixel matrix chip and the IO chip.
LIST OF PAPERS

This thesis is based on the following papers, herein referred to by their Roman numerals:

Paper I  
**Medipix2, a 64k pixel readout chip with 55μm square elements working in single photon counting mode**  

Paper II  
**First test measurements of a 64k pixel readout chip working in single photon counting mode**  

Paper III  
**X-ray imaging using single photon processing with semiconductor pixel detectors**  

Paper IV  
**First Experimental Tests with a CdTe Photon Counting Pixel Detector Hybridized with a Medipix2 Readout Chip**  

Paper V  
**Signal variations in high-granularity Si pixel detectors**  

Paper VI  
**Imaging properties of the Medipix2 system exploiting single and dual energy thresholds**  

Paper VII  
**Electron imaging with Medipix2 hybrid pixel detector**  
Paper VIII  **The readout of a GEM or Micromegas-equipped TPC by means of the Medipix2 CMOS sensor as direct anode**

Paper IX  **Detection of single electrons by means of a Micromegas-covered Medipix2 pixel CMOS readout circuit**

Paper X  **Timepix, a 65k programmable pixel readout chip for arrival time, energy and/or photon counting measurements**

Paper XI  **The Medipix3 Prototype, a Pixel Readout Chip Working in Single Photon Counting Mode with Improved Spectrometric Performance**
INTRODUCTION

Hybrid semiconductor detectors have become important tools for particle tracking in high multiplicity environments in high-energy physics experiments. Silicon pixel detectors were introduced at the beginning of the 1990s [ANG92] as a substitution of silicon strip detectors in environments requiring high granularity due to the large density of particle tracks. Silicon sensors have improved since then, but the continuing popularity of semiconductor detectors can be accredited mainly to progress in microelectronics. According to Moore’s Law [MOO65], the number of transistors on a chip roughly doubles every two years. As transistor counts climb so does the functionality per unit area providing more sophisticated readout or reduced pixel size.

Small pixel sizes together with high electronic component densities allowed pulse processing electronics to be applied to imaging applications for the first time. Using pulse processing a particle signal can be distinguished from background noise with the help of a noise reducing preamplifier shaper circuit if a discriminator is used. The discrimination level can be safely set above the noise level for applications requiring low-dose or low-rate imaging.

This thesis summarizes the design and characterization of three pulse processing chips for X-ray imaging with a square pixel size of 55 µm organized as a matrix of 256 x 256 pixels realized with a commercial 0.25 µm 6-metal CMOS technology. The three chips, named Medipix2, Mpix2MXR20 and Timepix, share the same floor plan and dimensions (14111 µm x 16280 µm).

A description of the contents of the thesis, chapter by chapter, follows:

- Chapter 1: The field of X-ray imaging with segmented detectors is introduced. A short overview of the advantages of digital imaging systems compared to analog systems is presented. Emphasis is placed on the distinction between direct and indirect detection systems and integrating and counting methods. Different detector technologies are overviewed but concentrating on the potential of the direct detection photon counting hybrid pixel chips.
- Chapter 2: The requirements of the Medipix2 chip are outlined. The Medipix2 is designed in a commercial 0.25 µm CMOS technology which contains 256 x 256 square pixels. The Medipix2 pixel cell and the chip periphery architecture are described. Also the design actions taken to tile multi-chip structures using the Medipix2 are explained.
- Chapter 3: After an overview of the available chip carriers, readout boards and software for Medipix2 the wafer probing selection criteria is presented as an important step to select good dies before detector mounting. First electrical measurements show a good performance of the chip, which is confirmed by an absolute calibration using the Medipix2 connected to a 300 µm silicon detector.
• Chapter 4: The Mpix2MXR20 is an upgrade of the Medipix2. In this chapter the pixel and periphery modifications are described in detail together with the first electrical characterisation of the chip. After detector bonding an absolute calibration reveals that the chip performs according to the design specifications.

• Chapter 5: Successful tests with the Medipix2 and Mpix2MXR20 as readout anodes for Micro-Patterned Gas Detectors (MPGD) lead to the major modification of the Mpix2MXR20 to provide arrival time, time-over-threshold or event counting in every pixel. The main design modifications of the new chip, named Timepix, are analysed. Pixel electrical characterisation, first images when coupled to gas gain grids, and an absolute calibration using X-ray sources are also reported.

• Chapter 6: The effects on the measured energy spectrum of high granularity pixel detectors due to charge sharing are analysed. The Medipix3 collaboration has been set to build a new prototype chip designed at CERN and manufactured in a commercial 0.13 µm 8-metal CMOS technology. The chip architecture and first electrical results are reported. Some new ideas for future pixel detector developments are described.

• Thesis summary: This final chapter deals with the conclusions which can be drawn from this work. The main results and their significance are discussed.
1 Imaging with Segmented Detectors

This chapter introduces the concept of digital X-ray imaging using pixel detectors. First the advantages of digital X-ray imaging over classic analog systems are discussed in section 1.1. In the same section digital X-ray systems are categorized as a function of their photon detection system and by the way their information is processed. Section 1.2 describes different pixel readout technologies for X-ray imaging. The readout chips described in this thesis are the latest in a line of development which originated in High Energy Physics (HEP). This historical perspective is presented in section 1.3.

1.1 Digital X-ray Imaging

The development of digital detectors for X-ray imaging in general is motivated by the many advantages of digital imaging over analog screen film images:

- Data storage and archiving.
- Image post-processing can be applied for image enhancement.
- Fast data transfer through computer networks.
- Real time imaging.
- Dose reduction: the dose can be optimized to the required signal-to-noise level for a specific setup.
- Higher dynamic range.

Practically all digital x-ray imaging technologies can be categorized by their photon detection system (direct versus indirect) and by the particle or photon recording method (integrating versus counting).

1.1.1 Direct versus indirect detection systems

In the direct photon detection systems the X-rays convert in the sensor itself whereas in indirect systems they typically use an intermediate layer to convert the X-rays into light which is then detected in the sensor. In the indirect detection systems the light spread in the conversion layer leads to a reduction of contrast and spatial resolution. The most common indirect detector systems use a scintillator connected with a CCD or AMFPI. These are normally used in radiology where a lower spatial resolution is accepted as a trade-off with improved sensitivity. Direct detection systems offer higher spatial resolution and higher energy resolution. CMOS imagers, charged coupled devices (CCD) or flat panel imagers (AMFPI) are common direct detection systems.

1.1.2 Counting versus integrating methods

In an integrating system the collected current pulse produced by each X-ray interaction is added to a potential well (CCD) or a capacitor without any further
treatment (MAPS). Currents originating from other sources than the detected signal, such as detector leakage currents, are also added and introduce noise to the accumulated signal. Especially in low count rate applications, where long acquisition times are required, the contribution of integrated noise becomes more pronounced.

The number of charges generated when a photon is completely absorbed in a sensor is directly proportional to its energy. Therefore the contribution of the converted photons in an integrating system is weighted by their energy. Image contrast is generated by the absorption of photons in the object. Low energy photons which are transmitted through an object are more strongly attenuated and therefore they carry more information. By weighting the photon by its energy, image contrast carried by low energy photons has a weaker weight and the Poisson noise contribution from high energy photons is enhanced. The result is a decrease in image SNR.

In the case of photon counting the collected charge produced by each X-ray interaction is compared to a threshold. If the detected charge is above the threshold the counter is incremented. The effect of having a threshold eliminates the contribution of detector leakage and low rate imaging can be then performed. Photon counting removes the weighting of photons and only registers the validity of an event, thereby increasing the SNR. Counting systems exhibit a perfectly linear and theoretically unlimited dynamic range [MIK00]. The setting of a threshold makes it possible to discriminate not only noise from signal, but also lower from higher energies or even multi-threshold discrimination is possible [Paper XI].

1.2 DETECTOR TECHNOLOGIES

In this section a brief overview is provided of a selection of pixel readout technologies used for X-ray imaging. This should help in better understanding the difficulties related to this field and the advantages a hybrid photon counting chip system could bring.

1.2.1 CCD

A charge coupled device imager (CCD) consists of an array of potential wells in a metaloxide-semiconductor chip. Gate electrodes are built on top of an insulating oxide layer and when charged create a depleted zone in the semiconductor underneath the oxide. The pixels are organized in parallel columns by implanted potential barriers [GRU02 and LUT99]. Photo-charges generated in the semiconductor are accumulated in the potential wells. The readout is accomplished by clocking the gate potentials in such a way that the accumulated charge packets are shifted down the pixel columns. At the end of the columns an analog output shift register transports the charge packets to an on-chip preamplifier. The main advantage of this structure is the very low input capacitance presented to the preamplifier, which allows for noise figures down to a few electrons rms in devices cooled below ~130 K. The main disadvantages are that the detector
is still sensitive to radiation and leakage currents during the readout charge transport from pixel to pixel and that the pixel values have to be processed serially by the preamplifier. This limits the achievable readout speed and also links the noise performance to the readout speed. Furthermore the dynamic range is limited by the potential well, usually is in the order of $10^5$ e$^-$ [GRU02] and the minimal charge signal of $\sim 100$ e$^-$. The CCD itself is weakly sensitive to X-rays, since the depletion is only several µm. Therefore most X-ray imaging CCDs are coupled to scintillating materials like CsI(Tl) or Gd$_2$O$_2$S. As already described, in this indirect detection scheme the achievable spatial resolution is limited by the light spread of the scintillator layer. Although pixel sizes for CCD systems in medical applications may be as small as 25 µm, the spatial resolution is in the order of $\sim 5$ lp/mm [EVA02].

1.2.2 Flat Panel Imager

Active matrix flat panel imagers (AMFPI) use thin film transistor (TFT) or thin film diode (TFD) arrays as readout electronics. In such devices each pixel element contains a converter, a charge storage node, and readout switch (see Figure 1.1). Flat panel imagers are based on amorphous silicon and use a similar manufacturing process as liquid crystal displays, allowing for large areas to be covered. Typically the readout electronics is deposited onto a glass substrate. Pixel sizes range from 100 to 400 µm [HUN04, LEP05 and PAR02]. In the case of a direct detection system, the converter layer, e.g. amorphous Se [HUN04], is deposited directly on the readout. In indirect systems a layer of light sensitive photodiode is deposited on top of the TFT, followed by the scintillator. The necessity to implement the photodiode leads to a reduced fill factor, i.e. a reduction in sensitive area per pixel cell. The readout switches connect a row of pixels to charge amplifiers located at the bottom of the columns. In this way the readout time can be significantly improved with respect to CCD systems. The main advantage of AMFPI over CCDs is that large areas can be covered. The biggest drawback is the high electronic noise of $\sim 700$ e$^-$ [ZHA05] per pixel even with pixel amplification, without pixel amplification is a factor 2-4 higher, which makes this technology not suitable for low X-ray energy detection.
1.2.3 Monolithic Active Pixel Sensors (MAPS)

CMOS MAPS technology, developed for visible light imaging in the early '90s [FOS97], and now widely applied in commercial digital cameras and for scientific applications, seems very promising for application in future tracking detectors. These monolithic devices incorporate in the same substrate a very thin sensor (only a few tens of microns thick) and the readout electronics. The use of commercial CMOS technology for the readout results in high functional density, low power consumption and low fabrication costs. The first MAPS prototype sensors for particle tracking have been realized [TUR01] with an extremely simple sequential readout scheme, as generally used for imaging applications.

In CMOS active pixels the signal generated by a particle crossing the detector is collected by a diode formed between the n-well and a lightly doped, thin p-type epitaxial layer present in several CMOS technologies between the low resistivity bulk substrate and the CMOS processing layers. A typical MAPS pixel is schematically shown in Figure 1.2. Several differences are present with respect to high resistivity sensors. The charge generated moves by thermal diffusion in the p-epitaxial layer, since full depletion is not an option with a doping of about $10^{15}$ cm$^{-3}$ and CMOS voltage restrictions. The potential wells at the boundaries of the epi layer, due to the high doping of the neighboring p-type substrate and p-wells, confine the generated electrons in the epitaxial layer until they reach the collecting electrodes, within a typical collection time of the order of a few tens of ns to 100 ns. Due to the relatively low carrier lifetime in the epitaxial layer (of order 10 µs) the diffusion distance is limited, and even with a thick p-epitaxial layer, the typical signal collected for a minimum ionizing particle (MIP) ranges from several hundreds to a thousand electrons, depending on the thickness of the active epi layer and on the size of the collecting electrode.

The basic readout principle of CMOS MAPS is based on only three transistors (3T) inside the pixel cell (Figure 1.2): one used to select the pixel (M3), a source follower to buffer the collected charge (M2), and a reset used periodically to compensate the diode leakage current integration and to remove the collected charge from the previous event (M1). Two main design rules need to be followed in the design of the baseline 3T CMOS MAPS: the collecting electrode should be as small as possible, since charge to voltage conversion is performed using the sensor capacitance and only NMOS transistors are allowed inside the active sensor area; one should avoid the presence of an additional n-well region, which could otherwise subtract charge from the collecting n-well electrode causing an efficiency loss when detecting MIPS. The small size of the collecting electrode further reduces the single pixel signal to about 300 e$^-$, for the seed pixel in the cluster, even with a thick epi-layer of about 14 µm [DEP02].

8
Figure 1.2. The baseline architecture of CMOS imager [RIZ07]. Transistor M1 resets the photosite to reverse bias, transistor M2 is a row switch, while transistor M2 is the input of a source follower. Follower’s current source (common to entire row) and column selection switch are located outside the pixel.

Even though these prototypes have shown successful results they still suffer from three major drawbacks:

- Large charge spreading over many pixels and a relative slow charge collection (~100ns) due to the poor charge collection and thermal diffusion in the n-well/p-epi diode.
- Since only NMOS transistors can be used the charge transfer outside the pixel is slow and only possible in an analog approach.
- The need of a thick epi-layer makes the choice of appropriate standard CMOS technologies very small and only useable for detection off photons with few keV (limit set by epi-layer thickness).

A new approach in the design of CMOS MAPS sensors has been proposed in [BET07], exploiting the triple well option available in several commercially available technologies, to improve the readout speed potential of MAPS devices and at the same time to increase the sensitive element area. This addresses two of the major limitations of the baseline 3T MAPS design described before. In triple well commercial CMOS processes an n-well with a deep junction is available to ensure better insulation of the analog n-channel devices from the substrate and the neighbouring digital devices. In the pixel design the deep n-well is used as a charge collecting electrode and also contains part of the front-end stage. This was possible since part of the n-channel devices of the analog readout electronics are located in the p-type well, physically overlapped with the area of the sensitive element. In this way the collecting electrode can cover a large fraction of the elementary cell,
maximizing the fill factor, and at the same time more room is available to develop more complex readout electronics at the pixel level. The signal processing chain implemented in-pixel includes a charge preamplifier, a shaper, a discriminator and some elementary logic functionality. With the use of a charge preamplifier as a front-end element the charge sensitivity is independent of the capacitance of the charge collecting electrode, whose area can thus be extended. With the large sensing electrode area (about 1000 µm²) made possible with this new approach, charge collection could be very efficient, increasing by more than a factor of three the single pixel signal collected with respect to a typical 3T MAPS device with the same epitaxial layer thickness. A further advantage of the new design proposed is that the readout scheme is easily compatible with already available architectures performing data sparsification at the elementary cell level.

Even though with the recent MAPS developments where full CMOS circuitry can be built, overcoming one of the major limitations in the past, this detection technology still suffers from two weak points:

- Only few processing technologies are suited since the thickness of the epi-layer varies from different CMOS technologies.
- The slow charge collection is still an issue even with the increased collection area, due to the due to thermal diffusion.

1.2.4 DEPFET

Based on the sideward depletion principle [GAT84], the Depleted Field Effect Transistor (DEPFET) detector–amplifier structure has been invented in 1985 by Kemmer and Lutz [KEM87]. A p-channel field effect transistor is placed on a fully depleted bulk (Figure 1.3). By suitable doping, a potential maximum (internal gate or IG) is created below the transistor channel. Electrons created anywhere in the depleted bulk are collected in the IG, inducing a mirror charge within the channel, thus increasing its conductivity. The unique properties of this device, as for example, combined detector and amplification properties signal charge storage and non-destructive readout make it useful for many applications. Of particular interest is its use as a building block of a pixel detector with very low noise, due to the small capacitance of the internal gate, and power consumption. Different DEPFET structures (linear and circular) are being studied for biomedical autoradiography [ULR05], imaging of low energy X-rays from astronomical sources [HOL00] and particle detection at a future linear collider [KOH03].

The DEPFET sensor technology is non-standard. The operation of pixel detectors requires separate steering and amplification ICs which might become the biggest contribution of power consumption and noise in large systems.
1.2.5 Silicon on Insulator (SOI)

A silicon on insulator (SOI) wafer consists of a monocrystalline Si film (device layer) over an insulating layer of SiO$_2$ (buried oxide-BOX) on a Si substrate (handle wafer). In the standard SOI technologies, the handle wafer serves as a mechanical support for the device layer with the integrated circuits. In SOI pixel detectors (see Figure 1.4), the high-resistivity handle wafer is used for the fabrication of the sensor (a matrix of fully depleted diodes) monolithically coupled to the read-out electronics integrated in the device layer. That idea was published by [DIE93] and several pixel prototypes has been produced [PEN96, XU01, ZHE03 and KUC04] using different wafer processing techniques. These monolithic detector designs requires non-standard processing (double-sided processing, p-implants underneath the oxide layer of the SOI wafer) which can make it very expensive.
1.2.6 Hybrid pixel detectors

In the hybrid pixel detector architecture, Figure 1.5, the radiation sensor element and the readout are processed separately. The sensor is segmented with the same geometry as the readout chip and detector and readout cells are connected using standard flip-chip technology. The separation in processing allows for independent optimisation of readout and sensor and different sensor materials can be used with the same readout.

By developing the readout electronics using standard CMOS technology the increase in component density can be fully exploited and advanced signal processing such as energy discrimination and digitalization can be performed on the pixel level. This is of great advantage as the photolithographic techniques are quickly evolving [MOO65] allowing either smaller pixel sizes (with inherent low noise because of smaller input capacitance [KRU91]) or more pixel functionality for the same space and power budgets (see Figure 1.6).
Several groups [ROE96, COL97, and FIS99] use the direct detection photon counting hybrid pixel system approach for many different imaging applications. Two of the most active groups developing CMOS pixel chips as active readouts, apart from the Medipix project described later, are:

The Pilatus project, located at the Swiss Light Source (SLS), has built a large system for X-ray crystallography. Several versions of the PILATUS chip have been designed [PIL06]. The latest ASIC PILATUSII chip was designed in a commercial CMOS 0.25 µm technology. It is arranged as a matrix of 60 columns and 97 rows of square pixels measuring 172 µm on the side. The threshold can be tuned with 6 bits and the pixel counters have a depth of 20 bits with a maximum count rate ~1.5 MHz/pixel/s. The PILATUS 100K detector consists of a single module (each module has 2x8 PILATUSII chips) and has 487 x 195 pixels. The active area covers over 84 x 34 mm². Such a detector is in use at the X04SA materials science beam line at the SLS for surface diffraction experiments since 2006. The PILATUS 6M (composed of 5 x 12 modules with 2463 x 2527 pixels and a total active area of 424 x 435 mm²) and the PILATUS 2M (composed of 3 x 7 modules with 1475 x 1467 pixels and a total active area of 254 x 252 mm²) are under construction at present.

The XPAD project, located in the ESRF (Grenoble) has the same aims as the Pilatus project but their applications range extend also to medical with their new XPAD3 series [PAN07] (XPAD3S and XPAD3C). The new chip [PAN07] uses a 0.25 µm CMOS technology to achieve a square pixel measuring 130 µm on the
side with 9600 pixels (80 x 120). Two different chips have been designed with different analog front-ends for either hole collection (with one threshold XPAD3S) or electron collection (with two thresholds XPAD3C).

1.3 THE MEDIPIX PROJECT (A SHORT HISTORY)

The Omega series [ANG92] were the first hybrid pixel detectors assembled at CERN under the RD19 collaboration [HEI90] at the beginning of the 90s. This collaboration was set to develop hybrid and monolithic pixel detectors for the future LHC experiments. Other chips followed (see summary in [ROP00]) allowing the collaboration to gain experience in the design and test of hybrid pixel detectors. Large area pixel detectors were also successfully assembled [CAM94] for the WA97 heavy-ion experiment. This experiment showed that hybrid pixel detectors were excellent devices in tracking systems especially in high multiplicity environments where excellent spatial resolution is combined with extremely high signal to noise ratios allowing physicists to find traces of rare particle tracks in very complicated events [DIB97].

The idea of using the single photon counting principle with hybrid pixel detectors for X-ray imaging dated back to late 80s [HEI89]. This technology enables the counting of particles which are deposited in each pixel. The Medipix collaboration was formed to exploit the knowledge gained in the design and fabrication of hybrid pixel detectors to make a single photon counting system for X-ray radiography. Partners of the collaboration were CERN, the University of Freiburg (Germany), the University of Glasgow (Scotland) and the INFN of Pisa and Napoli (both Italy).

The Medipix1 (or PCC) [CAM98] is a hybrid photon counting pixel detector with a 4096 (64 x 64) square pixels designed in the SACMOS1 process with 2 metal layers. The Medipix1 pixel cell (see the schematic in Figure 1.7) dimensions are 170 µm x 170 µm and contained: one charge sensitive amplifier with column leakage current compensation and one test capacitance, one threshold discriminator with a 3-bit current DAC for threshold adjustment, one delay line and a 15-bit shift register that behave as a counter or as a shift register depending on the Shutter line state.

A picture of the Medipix1 is shown in Figure 1.8. The PCC measured 12250 µm x 14000 µm yielding a total area of ~1.7 cm². About 70% (~1.18 cm²) of the total area were sensitive. The insensitive area contained the guard-ring and power supply lines on three sides. The largest insensitive area is at the bottom of the chip. It is due a dummy row of pixels for the leakage current sensing plus to a 66th row of bump-bonding contacts used for grounding the guard-ring of the sensor. As well as this there is the peripheral control logic and two rows of wire bonding pads.
The chip could be read out through a 16-bit bidirectional data bus using a 10 MHz clock in 384 µs. There were two readout systems available:

- The MRS (Laben Medipix Readout System) based on a VME system [AME99].
- Muros1 (Medipix1 re-Usable Rear-Out System) [BAR00].

The Medipix1 was successfully assembled to 200µm thick semi-insulating GaAs and 300µm thick high resistivity silicon detectors. The equivalent noise charge of the full front-end chain was measured ~250 e-. The threshold spread before adjustment was ~500 e- and after equalization ~100 e-. The measured full chip minimum detectable charge was ~2000 e-. More detailed measurements are summarized in [MIK00, SCH01 and TLU05].
SUMMARY

In this first chapter different methods and systems to detect X-rays with high spatial resolution (pixels) have been briefly overviewed. The advantages of digital over analog detection systems have been briefly summarized. These systems can be categorized depending on the photon detection system and by the particle or photon recording method.

Several monolithic detector technologies, in which detector and readout ultimately are one entity, have been presented. MAPS are cheap if commercial CMOS technologies with thick epi-layers, used for charge collection, are available. Moreover the charge transport towards the collection anode is very slow since the bulk cannot be fully depleted. SOI and DEPFET technologies use a fully depleted bulk as charge collection sensor but both processes use non-standard technologies which can make them very expensive.

The hybrid pixel detectors fully exploit the use of standard commercial CMOS technologies without compromising the sensor detection performances. Moreover the sensor material can be optimized independently giving great design flexibility to this technology. The Medipix1 has been described as the predecessor of the series of hybrid pixel detector chips presented in this thesis.
2 DESIGN OF THE MEDIPIX2 CHIP

In the previous chapter several digital x-ray imaging devices have been studied. The potential of the direct detection photon counting hybrid pixel detectors as a chip was exploited by the successful Medipix1 chip. The Medipix1 limitations as an x-ray imaging system are briefly summarized in section 2.1 together with the requirements for a new chip. The Medipix2 (section 2.2) is designed in a commercial 0.25 µm CMOS technology which contains 65536 square pixels of 55µm². The analog and digital blocks of the pixel cell (section 2.3) and the architecture of the chip periphery are described in section 2.4. Section 2.5 details the design actions taken to tile multi-chip structures using the Medipix2.

The pixel cell and chip architecture of the Medipix2 are described in paper I. This chapter goes into more detail in the design of the pixel cell and chip periphery which were never published.

2.1 MOTIVATIONS AND REQUIREMENTS FOR THE NEW DESIGN

Even though the Medipix1 demonstrated that the photon counting approach provides images with excellent dynamic range which are practically free of non-photonic noise the chip showed limitations for a full x-ray imaging system:

- The spatial resolution of the system was limited by the size of the pixel (170 µm x 170 µm) which was determined by the component density of the 1 µm SACMOS process used.
- The preamplifier was only sensitive to positive input charges.
- The leakage current compensation was done only at the column level. Some detectors have very non-uniform leakage current distribution [TLU0].
- Tiling was not possible since the minimum dead area around the sensitive area was ~500 µm.
- The system was difficult to operate since the analog biasing was done externally.
- The chip could only be accessed through a 16-bit parallel port.

Knowing the Medipix1 performance and limitations a complete redesign of the readout chip was undertaken in the microelectronics group at CERN within the framework of the Medipix2 collaboration. The new design benefited from the availability of a much more advanced 0.25 µm 6-metal CMOS technology. The main requirements for the Medipix2 chip are listed below:

- Square pixel cell of ~50 µm to have a spatial resolution compatible with the film screen radiographic systems.
- Maximum pixel count rate above 100 kHz.
- Front end sensitive to both polarities.
- DC leakage current compensation in each pixel.
- On-chip DACs used to bias the chip to avoid external analog biasing noise.
- Very fast readout (through a parallel port), or very flexible and portable (readout through a serial port).
- The distance from the last pixels to the chip edge should be kept as low as possible to minimize the dead areas and allowing tiling.

2.2 **The Medipix2 Chip**

The chip dimensions are 16120 \( \mu \text{m} \times 14111 \mu \text{m} \) (see Figure 2.1). The sensitive area is organized as a 256 x 256 pixel matrix of 55 \( \mu \text{m} \times 55 \mu \text{m} \) (see section 2.3) with a total active area of 1.982 cm\(^2\) (87.35% of the total chip). The non-sensitive area at the bottom of the chip is 2040 \( \mu \text{m} \times 14111 \mu \text{m} \) which is 12.65% of the total chip. It includes 117 wire-bonding pads, biasing DACs and control logic (see section 2.4). The chip has three independent power supplies at 2.2V: VDDA, VDD and VDDLVDS. The chip static power consumption is \( \sim 550 \text{mW} \).

![Figure 2.1. On the left the Medipix2 passivation openings. On the right the Medipix2 floor plan: the sensitive area with 65536 square pixels of 55 \( \mu \text{m}^2 \) (top), and the non-sensitive area (dark green) are shown.](image)

2.3 **Pixel Cell**

When a charged particle or a photon interacts in a detector material electron-hole pairs are generated and are drifted towards the collection electrode in the presence of a high electric field. Since the collection time is very short, being in the order of several ns [GAT86] and [KNO79], the detector output signal can be
represented as a Dirac current impulse, the integral of which equals the total generated charge Q. The generated charge Q is integrated onto a small feedback capacitor Cf by means of a low noise charge sensitive amplifier (CSA) giving rise, ideally, to a voltage step at the CSA output with an amplitude Q/Cf [CHA91]. The output pulse is then compared with two different thresholds that form an energy window. If the detected charge falls inside this energy window the digital counter is incremented.

The schematic of the pixel cell is shown in Figure 2.2. The analog side of the pixel (in red) contains a CSA (see section 2.3.1.1) with DC leakage current compensation, an injection test capacitance, and two branches of identical discriminators (see section 2.3.1.2) with 3-bit threshold adjustment current DACs. The digital side (in blue) contains the Double Discriminator Logic (DDL, see section 2.3.2.1), a 13-bit shift register (see section 2.3.2.2) plus CMOS logic for the counter and data shifting, and an 8-bit configuration register (see section 2.3.2.3). The dimensions of the cell are 55 x 55 μm². Each pixel has 504 transistors and a static analog power consumption of ~8 μW.

The pixel has two working modes depending on the CMOS input Shutter state. When the Shutter signal is low the pixel is in acquisition mode and the 13-bit shift register behaves as a linear feedback shift register counter with a single XOR tap with a dynamic range of 8001 counts [HOR80]. In this case, the output of the DDL is used as the clock of the counter. When the Shutter is high an external clock (Clk_Read) is used to shift the data from pixel to pixel. Each pixel has eight independent configuration bits (PCR, see section 2.3.2.3). Six of them are used for the fine threshold adjustment (three bits for each discriminator), one for masking noisy pixels, and one to enable the input charge test through the 8 fF on-pixel test capacitance.

![Figure 2.2. Medipix2 pixel schematic. In red the analog side and in blue the digital side.](image)

19
2.3.1 Analog block of the pixel

The Medipix2 CSA integrates and shapes the charge collected in the input pad, and compensates for the detector DC leakage currents. The CSA output voltage is DC connected to two identical input branches which form the energy window. Figure 2.3 shows the schematic of the analog side of the Medipix2 pixel. In red are highlighted the 10 global biasing 8-bit DACs (see section 2.4.1.1) used in the analog side. There are 5 current DACs (current is linear to the DAC settings) and 5 voltage DACs (output voltage is linear to the DAC settings). The analog power supplies (VDDA and VSSA) are split accordingly (in blue) for each biasing branch providing control of bottom-top column voltage drops (see section 2.3.3).

The analog block area is 33 µm x 55 µm and contains 54 transistors. The total static power consumption of the pixel analog section at the default DAC settings is ~8µW.

Figure 2.3. Analog schematic. In red are highlighted the 10 global biasing 8-bit DACs used in the analog side. In blue analog power supplies are split accordingly for each biasing branch.

2.3.1.1 The Charge Sensitive Amplifier (CSA)

The CSA is based in a scheme proposed in [KRU91] shown in Figure 2.4. This configuration integrates and shapes the input charge and compensates for positive or negative input DC leakage currents. One output of the PMOS differential pair is connected to the amplifier input: this first feedback is equivalent to a resistor of value \( R_f = \frac{2}{g_{m1}} \) in parallel with \( C_f \). The current of the second
differential pair output (drain of M_b) is integrated onto capacitor C and the resulting voltage controls the gate of the NMOS transistor M_2. The action of this second feedback path is equivalent to an inductor connected in parallel with C_f and therefore the detector DC leakage current flows into M_2 rather than into the equivalent feedback resistance R_f. The main advantage of this configuration is that since M_2 can sink a total positive current, in hole collection mode, which is not limited by the value of the bias current I_krum if equation 2.3 is satisfied, the leakage current of the detector may largely exceed the value of I_krum without compromising the circuit operation. The same configuration compensates for negative DC leakage currents (in electron collection mode) up to I_krum/2.

Given the pixel power and area restrictions the CSA is also used as a shaper by properly tuning the I_krum bias current and the compensation capacitance. This solution reduces considerably the pixel power consumption and the transistor count yielding a small pixel size of 55 µm square. In the other hand, the gain is not only sensitive to the feedback capacitance but also to variations of I_krum and I_preamp. The DC preamplifier output voltage shift due to transistor matching, where baseline is set by M_1a gate voltage (V_FBK), has to be properly studied since the CSA output voltage is DC coupled to the discriminator input (see section 2.3.1.3). The CSA output noise needs also to be studied carefully because no further shaping is used to reduce the bandwidth of the system. In the other hand is demonstrated by [KRU91] that in addition to improving the spatial resolution, increasing the segmentation (reducing the pixel size) yields a higher sensitivity (gain) and a lower noise for the same power dissipation or equivalently a lower power consumption for the same noise performance. This means that detector segmentation is a key design issue for low-noise/low-power front end.

![Figure 2.4. CSA schematic.](image-url)

Figure 2.4. CSA schematic.
The CSA preamplifier consists of a transconductance amplifier implemented with NMOS input transistors. This configuration minimizes the substrate coupling to the input transistors due to the good common mode rejection of differential amplifiers, and minimizes the thermal serial noise of the input transistors. With such architecture the input node DC voltage is set through the 8-bit global voltage DAC V\_GND. The CSA baseline output is fixed by the 8-bit global voltage DAC V\_FBK in order to maximize the dynamic range in both collection polarities.

The small signal analysis shows that the CSA closed loop transfer function forms a band pass filter with 1 zero and 3 poles.

\[ z_1 = \frac{gds_{Ikrum/2}}{2\pi \cdot C} \quad \text{and} \quad p_1 = \frac{g_{m1} + g_{m2}}{4\pi \cdot C} \]  
\[ p_2 = \frac{g_{m1}}{4\pi \cdot C_f} \quad \text{and} \quad p_3 = \frac{g_{m} \cdot C_f}{2\pi \cdot (C_{in} + C_f) \cdot (C_l + C_f)} \]  

Where \( gds_{Ikrum/2} \) is the output conductance of the Ikrum/2 voltage controlled current source, \( C \) is the compensation capacitance (~1 pF), \( g_{m1} \) is transconductance of the feedback transistors (M1a and M1b), \( g_{m2} \) is the transconductance of transistor M2, \( C_f \) is the feedback capacitance (~8 fF), \( g_m \) is the transconductance of the preamplifier, \( C_{in} \) is the input capacitance and \( C_l \) the output capacitance. These three poles and the zero define the closed loop transfer function of the CSA where \( p_3 \) is the time constant of the CSA peaking time and \( p_2 \) is the time constant of the return to baseline. The discharge time constant of the compensation capacitance \( C \) is defined by \( z_1 \) and \( p_1 \). To ensure a correct damping of the feedback loop, the compensation capacitance \( C \) must then be chosen so that:

\[ \frac{C}{g_{m2}} > \frac{2 \cdot C_f}{g_{m1}} \]  

This condition is satisfied because: first \( C \), implemented as a PMOS gate capacitance of value ~1 pF, is much bigger than \( C_f \), realized as a metal to metal capacitance of value 8 fF; and second the increase of the transconductance of M2 \( (g_{m2}) \) depends on positive DC detector leakage current, only hole collection mode, which limited to a small percentage of the feedback current (Ikrum) due to the small pixel size. Figure 2.5 shows the open loop response with a phase margin above 70°. Figure 2.6 shows the closed loop response of the CSA for different Ikrum biasing currents.
Figure 2.5. CSA open loop response for $I_{\text{preamp}}=500$ to 1000 nA. The phase margin is always $> 70^\circ$.

Figure 2.6. Closed loop transfer function simulation with $I_{\text{krum}}$ from 5 to 20 nA.

The CSA output time response has been checked with a series of simulations in order to validate equations 2.1 and 2.2. The extracted parasitic capacitances of the front-end layout, which include the feedback an injection test capacitances,
have been added to the simulation. Figure 2.7 shows a typical CSA output pulse response simulation for an increasing injected charge for two different $I_{krum}$ bias settings. As shown in equation 2.2 the increase of the transconductance of the feedback transistors decreases the equivalent feedback resistance reducing the return to baseline time but also the gain as seen in Figure 2.8.

Figure 2.7. CSA output voltage simulation response for both collection polarities to an equivalent injected input charge of 1, 2, 3 and 4 ke$. On the left $I_{krum}=15\,nA$ on the right $I_{krum}=5\,nA$. $I_{preamp}=750\,nA$, $V_{FBK}=1105\,mV$ and $V_{GND}=1.1V$.

In pulse processing front-ends an important parameter is the maximum pulse frequency that the front-end can process without losses. Since the CSA output pulse is DC coupled to the discriminator input the CSA output must be completely restored to baseline before processing another incoming pulse correctly. Figure 2.9 shows on the left the CSA output pulse width for an increasing input charge where...
the plotted linear response is a consequence of the resistive behaviour of the feedback loop. The CSA output pulse width with an increasing \( I_{krum} \) bias current for a fixed input charge of 10 ke\(^{-}\) is shown on the right of Figure 2.9.

![Figure 2.9](image)

Figure 2.9. Two simulations of the CSA output pulse width. On the left increasing input charges show a linear response due to the resistive feedback loop (\( I_{krum} = 10 \text{ nA} \) and \( I_{Preamp} = 1 \mu \text{A} \)). On the right increasing \( I_{krum} \) bias settings show a shorter pulse width due to the faster return to baseline (\( I_{Preamp} = 1 \mu \text{A} \) and \( Q_{in} = 10 \text{ ke}^{-} \)).

The linearity of the CSA output, shown in Figure 2.10, is better than 99.9% with a 1.2 V range. The discriminator transconductance amplifier with NMOS input transistors has a common mode threshold ~600mV which limits the total front-end linear dynamic range to 0.6 to 1.5 V. At a nominal gain of 10.5 mV/ke\(^{-}\) the dynamic range of the CSA for both collection modes is ~85 ke\(^{-}\) if the full 900 mV range is explored by setting the global DAC VFBK to 1.5 V in hole collection mode and to 0.6 V in electron collection mode.

![Figure 2.10](image)

Figure 2.10. Front-end linear range is 900 mV (0.6 to 1.5 V). This is composed from the CSA linear output range from 0.3 to 1.5 V with linearity above 99.9% and the discriminator input range from 0.6 to 2.2 V.
The noise performance of a two port network can be represented by two equivalent input noise generators: a series voltage source usually named as series noise, and a parallel current source usually named as parallel noise [CHA91]. Figure 2.11 shows the noise voltage and current sources associated to the critical nodes of the Medipix2 CSA. The different transistor noise sources (i.e. channel thermal noise, flicker noise, bulk resistance thermal noise, and gate resistance thermal noise) for the CMOS technology used in the design have been already deeply studied in [ANE01], therefore, will not be explained in this thesis.

\[
\frac{P_{\text{series}}^2}{\Delta f} = 4kTn\gamma \frac{1}{gm} + \frac{K_a}{C_{ox}WL} \frac{1}{f^a} \left[ \frac{V^2}{Hz} \right]
\]

Where \( k \) is the Boltzmann constant \( (k=1.38 \cdot 10^{-23} \text{ J/K}) \), \( T \) is the temperature in °K, \( n \) is the slope factor, \( \gamma \) varies from 1/2 to 2/3 from weak to strong inversion for an ideal device, \( gm \) is the preamplifier transconductance, \( a \) is a parameter close to 1, \( K_a \) is a technology dependent parameter which expresses the noise characteristic of the process (typical values for the 0.25 µm process used are between 0.5 and \( 4 \cdot 10^{-27} \text{ C}^2/\text{m}^2 \)), \( W \) and \( L \) are the input transistor width and length, and \( C_{ox} \) is the gate oxide capacitance per unit area. The first term of equation 2.4
represents the channel thermal noise and the second the flicker or 1/f noise. The contribution of the bulk resistance thermal noise and gate resistance thermal noise are not taken into account if special care is taken during layout [CHA91]. The parallel input noise refers to the feedback loop resistance and the detector leakage current as:

\[
\frac{V^2_{\text{parallel}}}{\Delta f} = \frac{4kT}{R_F} + 2qI_{\text{det}} \left[ \frac{V^2}{Hz} \right]
\]

(2.5)

Where \( R_F \) is the equivalent feedback loop resistance, \( q \) is the electron charge (\( q = 1.6 \times 10^{-19} \text{ C} \)), and \( I_{\text{det}} \) is the detector leakage current.

The total integrated rms noise at the CSA output is given by:

\[
V_{\text{rms}} = \sqrt{\int_0^\infty |V_o A(2\pi f)|^2 df}
\]

(2.6)

Where \( |V_o A(2\pi f)|^2 \) is the total noise power spectrum at the output of the CSA which is calculated by the transfer function of all individual noise sources from the noise source to the output of the CSA. The Equivalent Noise Charge, ENC, can be calculated as the total integrated rms noise divided by the CSA amplitude output corresponding to an input charge of 1 electron. It can be calculated that the series thermal and flicker contributions to the ENC are proportional to:

\[
\begin{align*}
\text{ENC}^2_{\text{thermal}} & \propto \frac{C_T^2}{\text{gm} \cdot \tau} \\
\text{ENC}^2_{1/f} & \propto \frac{C_f^2 \cdot K_s}{C_{\text{ox}}^2 \cdot W \cdot L}
\end{align*}
\]

(2.7)

Therefore, the thermal and 1/f noise can be minimized using big input transistors in weak inversion (i.e. weak inversion is the transistor operating zone with higher gain or transconductance per unit of drain current), with smaller input capacitance (\( C_f \)) which is an inherent feature in pixel detectors, and with slow shaping times (\( \tau \)) (i.e. limited bandwidth).

The parallel noise contributions to the ENC can be found as:

\[
\text{ENC}^2_{\text{parallel}} \propto \left( \frac{4kT}{R_F} + 2qI_{\text{det}} \right) \cdot \tau
\]

(2.8)

This shows that the parallel ENC can be minimized for slow return to baseline (i.e. \( R_F \) is inversely proportional to the Ikrum bias current) and low detector leakage current but is increased for slow shaping times.

The CSA noise performance has been further studied with an analog simulator using foundry transistor models which included transistor thermal and
flicker noise sources. The CSA Equivalent Noise Charge is calculated as the simulated CSA total integrated rms output noise, as in equation 2.6, divided by the simulated output gain of the CSA for a known input charge. The simulated ENC has been studied for different CSA bias settings and input capacitances. The simulation netlist includes the extracted metal to metal parasitic capacitances including the feedback and injection test pulse capacitances.

Figure 2.12 shows the ENC at different Ikrum and IPreamp settings. The simulated curves show the same trend depicted in equations 2.7 and 2.8 validating the methodology to estimate the ENC. The input capacitance is set to 40 fF which corresponds to the extracted metal to metal capacitance of the bump-bonding input pad. The ENC has been also simulated for different input capacitance as shown in Figure 2.13. The ENC slope is ~0.7 e-/fF.

![Figure 2.12. ENC calculation using an analog simulator for different Ikrum and IPreamp bias settings. In these simulations the detector leakage current is zero and the input capacitance is 40fF.](image)

28
Figure 2.13. ENC calculation using an analog simulator for an increasing input capacitance. The CSA is biased at default settings of $I_{krum}=10\text{nA}$ and $I_{Preamp}=750\text{nA}$. The ENC slope is $\sim0.7e^-/\text{fF}$.

Using the default DAC settings (i.e. $I_{krum}=10\text{nA}$ and $I_{Preamp}=750\text{nA}$) the CSA performance is detailed in Table 2.1.

<table>
<thead>
<tr>
<th>Property</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Preamp. Gain [h^-/e^-]</td>
<td>$\sim10.5 \text{mV/ke}^-] (see Figure 2.8)</td>
</tr>
<tr>
<td>Peaking time</td>
<td>210 to 150 ns [I_{Preamp} = 500 \text{ to } 1000 \text{nA}]</td>
</tr>
<tr>
<td>Dynamic Range [\pm85 ke^- (V_{fbk \text{ from } 300mV \text{ to } 1.5V}] (see Figure 2.10)</td>
<td></td>
</tr>
<tr>
<td>Linearity</td>
<td>$&gt;99.9%$ (see Figure 2.10)</td>
</tr>
<tr>
<td>Dead Time</td>
<td>$&lt;0.6 \mu s$ if $Q_{in}&lt;10 \text{ ke}^- (I_{krum}=10 \text{nA Figure 2.9})$</td>
</tr>
<tr>
<td>Leakage current</td>
<td>Electron collection: -10 to 0 nA/pixel (-330 to 0 $\mu A/cm^2$)</td>
</tr>
<tr>
<td></td>
<td>Holes collection: 0 to $\sim20$ nA/pixel (0 to $\sim660 \mu A/cm^2$)</td>
</tr>
<tr>
<td>Compensation</td>
<td>$\sim95 e^- \text{ rms}$</td>
</tr>
<tr>
<td>Output Noise</td>
<td>$\sim210 e^- \text{ rms}(\text{see equation 2.14})$</td>
</tr>
<tr>
<td>Output mismatch</td>
<td>$\sim1.8 \mu W \text{ with } V_{dda}=2.2 \text{ V}$</td>
</tr>
</tbody>
</table>

Table 2.1. CSA performance summary table. All values given are simulations and they should be used as a trend.

Figure 2.14 shows the final layout of one CSA. The total area is $55 \mu m \times 16 \mu m$ and contains 12 transistors with a maximum current consumption below $800 \text{nA}$ in the default DAC settings.
2.3.1.2 Discriminator

The two discriminators shown in Figure 2.2 form an energy window. If the collected input charge falls inside the window, defined by the two discriminators, the counter will be incremented. As both discriminator branches are identical only one will be further studied.

An 8-bit DAC sets a global threshold across the full pixel matrix independently in the discriminator. As shown in Figure 2.15 there are three main blocks: a transconductance amplifier (OTA), a 3-bit current DAC for threshold adjustment, and a zero-crossing discriminator circuitry (Zx) whose output is gated with the mask bit.

The discriminator input stage is a transconductance amplifier (OTA) with NMOS input transistors. The operational input range is limited from 0.6 to 2.2 V. If the input common mode is below 600 mV the voltage controlled current source of the OTA is in deep triode region and the circuit is incapable of signal amplification. In the operational input range the output current of the OTA can be approximated to:
\[ I_{OTA} \approx (V_{IN} - V_{TH}) \cdot gm_{NOTA} \]  (2.9)

Where \( gm_{NOTA} \) is the transconductance of the NMOS input transistors. The output current is zero if the voltage input pulse, \( V_{IN} \) (the CSA output), is at threshold, \( V_{TH} \). This means that when \( V_{FBK} = V_{TH} \) the discriminator operation point is “at the noise”. If \( V_{TH} \) is higher than \( V_{IN} \) the output current is negative and positive the contrary. The gain \( gm_{NOTA} \) of this stage is controlled by IDisc (8-bit global current DAC).

The zero-crossing current discriminator is based in a scheme proposed by [TRA92] modified to provide a gain stage whose bias current is controlled by ISetDisc (8-bit global current DAC) and with a current starved output to limit the pixel power consumption. The output of the discriminator, DiscOut, is low if \( V_{IN} > V_{TH} \) and high if \( V_{IN} < V_{TH} \) giving an output pulse width equal to the time the CSA output pulse has been over threshold. Since the CSA output pulse width is proportional to the input charge, as already seen in Figure 2.9, the discriminator output pulse width contains information of the collected input charge. Figure 2.16 shows a typical full front-end response for both collection modes. With such an architecture the discriminator output pulse width is used by the DDL, described in section 2.3.2.1, to perform the energy window discrimination.

Each discriminator branch has three independent selectable current sources used to minimize the pixel to pixel threshold variation due to local transistor mismatch (section 2.3.1.3) and power distribution voltage drops (section 2.3.3.1). The current generated by these sources is added at the OTA output current before the zero-crossing detector. By properly tuning these 3-bit DAC the pixel to pixel threshold variation can be minimized (see Paper II).

Figure 2.16. Preamplifier and discriminators simulation response to a ±1 ke\(^-\) input charge. VFBK=1.1V and Ikrum=10nA
Figure 2.17 shows the final layout of one discriminator branch. The total area is 27.5 µm x 13.4 µm and contains 22 transistors with a maximum current consumption of

\[
ITOT_{Disc} \leq 2 \cdot IDisc + ISetDisc + 7 \cdot IThs
\]  \hspace{1cm} (2.10)

In the default DAC settings \(ITOT_{Disc}\) is below 1.5 µA per branch.

---

**2.3.1.3 Analogue chain mismatch**

The sources of transistors mismatch between two identically laid out components can be either systematic and environmental effects or stochastic effects [ANE00]. The first class includes all the technological and geometrical effects (topography, metal coverage, packaging, etc) and can be solved by careful engineering during the layout phase. Transistors in a differential pair should for example be laid out close together in the same orientation, with the same metal coverage and with the same periphery. The second class of mismatch sources includes all the stochastic effects, such as dopant fluctuations, local mobility fluctuations, polysilicon gate granularity, oxide charges and interface states fluctuations. It can be shown [PEL89] that the variance of a \(\Delta P\) distribution can be approximated by

\[
\sigma_{\Delta P}^2 = \frac{A_p^2}{W \cdot L}
\]  \hspace{1cm} (2.11)

Where \(W\) and \(L\) are the effective gate width and length and \(A_p\) is a constant which indicates the matching performance of the given technology.

---

1 The mismatch of a parameter \(P\) is caused by many single microscopical events of the given mismatch-generating process. The random mismatch amplitudes \(\Delta P\) of the parameter \(P\) will therefore be normally distributed (Gaussian distribution).
The mismatch in the gate voltage of two transistors of a differential pair biased at the same current is

$$\sigma_{VG} = \sqrt{\sigma_{V_{th}}^2 + \left( \frac{I_D}{g_m} \right)^2 \sigma_{\beta}^2} \quad (2.12)$$

Where \(\sigma_{V_{th}}\) is the threshold voltage matching and \(\sigma_{\beta}\) is the current factor matching expressed as

$$\sigma_{V_{th}}^2 = \frac{A^2_{V_{th}}}{W \cdot L} \quad \sigma_{\beta}^2 = \frac{A^2_{\beta}}{W \cdot L} \quad (2.13)$$

The parameter \(A_{V_{th}}\) [V·m] represents the quadratic sum effects of doping fluctuations and interface charge\(^2\), and the parameter \(A_{\beta}\) [%·m] indicates the current factor performance due to the mobility and oxide capacitance fluctuations of the technology\(^3\).

The total mismatch of the front-end chain is found by translating the gate voltage mismatch, from equation 2.12, of the critical nodes as a mismatch current at the output of the discriminator OTA. In order to compensate the front-end mismatch in the full matrix the 3-bit threshold adjustment current is added at the OTA discriminator output node. The output voltage mismatch at the output of the CSA can be calculated as:

$$\sigma_{PREAMP}^2 = \sqrt{\sigma_{FB}^2 + \left( \frac{gm_{k2}}{gm_{FB}} \right)^2 \sigma_{IK2}^2 + \left( \frac{gm_{k}}{2 \cdot gm_{FB}} \right)^2 \sigma_{IK}^2} \quad (2.14)$$

Where \(\sigma_{FB}\), \(\sigma_{IK2}\) and \(\sigma_{IK}\) are the total gate voltage mismatches for the PMOS feed-back, the \(I_{krum}/2\) current source, and the \(I_{krum}\) current source of the CSA (see Figure 2.4). The total voltage mismatch at the output at the default DAC biasing settings is \(\sigma_{PREAMP} = 2.2\) mV rms which corresponds to \(\sim 210\) e\(^-\) rms with a 10.5 mV/ke\(^-\) gain.

The total output current mismatch at the output of the discriminator OTA is

$$\sigma_{OTA} = \sqrt{\left( gm_{N_{OTA}} \cdot \sigma_{PREAMP} \right)^2 + \left( 2 \cdot gm_{N_{OTA}} \cdot \sigma_{OTAN} \right)^2 + \left( gm_{P_{OTA}} \cdot \sigma_{OTA} \right)^2} \quad [\text{A}] \quad (2.15)$$

Where \(\sigma_{OTAN}\) and \(\sigma_{OTA}\) are the total gate voltage mismatches for the NMOS and PMOS differential pair of the discriminator OTA. The total current mismatch at the output of the OTA is \(\sigma_{OTA} = 28\) nA rms which is less than 5% of the total output current of the OTA. In order to properly equalize the pixel to pixel variations the 3-bit current DAC dynamic range should cover completely the OTA output mismatch range. The total current range due to mismatch, assuming a Gaussian distribution, is \(\pm 3 \cdot \sigma_{OTA}\) which corresponds to \(\sim 168\) nA. This value sets the LSB of the pixel adjustment DAC to be \(\sim 20\) nA to fully compensate the

\(^2\) The parameter \(A_{V_{th}}\) has been measured for the 0.25 \(\mu\)m CMOS technology used in the design of 4 mV\(\mu\)m for NMOS transistors and 3.7 mV\(\mu\)m for PMOS transistors.

\(^3\) The parameter \(A_{\beta}\) has been measured to be around 2 [%·m] (from 1 to 3) for many different process [TUI98].
mismatch introduced in the front-end chain. The LSB can be tuned using the global 8-bit current DAC THS between 0 and 50 nA.

2.3.2 Digital block of the pixel

Figure 2.18 shows schematic diagram of the digital block of the pixel. The two analog outputs from the discriminators are buffered at the input of the DDL (see section 2.3.2.1). The DDL is an asynchronous logic that uses the time-over-threshold pulse from the two discriminator branches to generate an output pulse if the detected input charge is inside the energy window defined by the global DACs THH and THL. The output of the DDL is used as clock to increment the counter in the Shift Register Counter block (SR/C, see section 2.3.2.2) if the global Shutter is opened. The SR/C behaves as 13-bit shift register when the Shutter is closed and as 13-bit pseudo-random counter with a dynamic range up to 8001 counts when the Shutter is closed. In shift register configuration the SR/C block uses a global clock (Clk_Read) to shift the data from the previous pixel to the next pixel. When Conf is active the pixel configuration register (PCR) is loaded by latching 8 bits of the shift register into a static on-pixel memory (see section 2.3.2.3), otherwise the pixel matrix is read out.

![Digital section schematic. The global control lines are in red.](image)

Given the small pixel size all the transistors (NMOS and PMOS) used in the digital section are minimum size. This choice produces unbalanced rise and fall times due to the difference of channel mobility between NMOS and PMOS transistors. Special care has been put in the design of the digital block to avoid problems induced by this timing difference. On the other hand having slower rise times limits the total digital power consumption. The digital section has its own power supply (VDD, VSS and VDDWELL) to maximize the power supply rejection ratio (PSRR) towards the analog side.

In the selected 0.25 µm CMOS technology the NMOS channel mobility is ~3 times higher than for a PMOS transistor. This means that in a digital CMOS logic rise times are ~3 times slower than fall times.
Figure 2.19 shows the layout of the digital section of the pixel cell. The total area of this block is 32 µm x 55 µm and contains 450 minimum-sized transistors.

2.3.2.1 **Double Discrimination Logic**

The DDL schematic is shown in Figure 2.20. The DDL is an asynchronous logic that uses the time-over-threshold pulse (Hit) from the two discriminator branches to generate and output pulse if the input charge is either inside the energy window defined by $THH-THL$ (if $THH > THL$) or when the input charge is above the low threshold (if $THH < THL$). The global Polarity signal is used to multiplex the discriminator output pulses into the right polarity depending in the collection mode for correct functioning of the logic.

There are two main working modes depending on the Polarity signal and the THL and THH settings:
- **Energy window mode**: In this mode the THL and THH global thresholds form a window of discrimination and only the pulses falling inside it will be counted. At the end of the THL discrimination pulse an incrementing width controlled pulse is generated.
- **Single mode**: Setting the THH threshold lower than the THL sets the window discriminator in single threshold mode.

Table 2.2 summarizes all the above working modes. In Figure 2.21 shows a simulation in energy window mode and in fast single mode.

<table>
<thead>
<tr>
<th>Shutter</th>
<th>Polarity</th>
<th>Threshold</th>
<th>Working mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFF</td>
<td>X</td>
<td>X</td>
<td>OFF</td>
</tr>
<tr>
<td>ON</td>
<td>LOW (e⁻)</td>
<td>THH&gt;THL</td>
<td>Energy window mode</td>
</tr>
<tr>
<td>ON</td>
<td>LOW (e⁻)</td>
<td>THH&lt;THL</td>
<td>Single mode</td>
</tr>
<tr>
<td>ON</td>
<td>HIGH (h⁺)</td>
<td>THH&gt;THL</td>
<td>Energy window mode</td>
</tr>
<tr>
<td>ON</td>
<td>HIGH (h⁺)</td>
<td>THH&lt;THL</td>
<td>Single mode</td>
</tr>
</tbody>
</table>

Table 2.2. DDL working modes

The output pulse width is controlled by a current starving circuit which is set through the 8-bit current global DAC IDelayN. In the example of Figure 2.21 the IDelayN is set to 50 nA which corresponds to an output width of ~300 ns. The front-end pulse processing time before pile-up can be approximated as the CSA output pulse width, below 0.6 µs if Qin < 10 ke⁻ in Table 2.1, plus the ~300 ns counting pulse width. The front-end dead time is less than 1 µs if the input charge (Qin) is below 10 ke⁻.

![Figure 2.21. Simulation example of two working modes of the DDL. Left: Energy window discrimination mode (1 count). Right: Single Discrimination mode (2 counts). The output pulse width is ~300 ns (IDelay=50 nA).](image-url)
2.3.2.2 Shift Register and Counter (SR/C)

The Medipix2 SR/C schematic is shown in Figure 2.22 and contains: a 13-bit shift register made out of thirteen master-slave minimum size D flip-flops (see Figure 2.23), a 2-bit exclusive-OR, and a simple multiplexing logic controlled with the global Shutter signal. The global Shutter signal controls the behaviour of the logic:

- **Counter (Shutter opened):** In counting mode the system works as a linear feedback shift register with one 2-bit XOR tap between bits 13 and 10. With such configuration the maximum dynamic range is 8001 counts. In order to get to the full scale of a 13-bit counter (8192 counts) it is necessary to use with this scheme one 4-bit XOR [GEO01] which is too big to implement in such small available area. To avoid the lock state, when all bits in the counter are low, the shift register should be set to High before starting any counting operation using a \textit{RESET MATRIX} command (see Table 2.7). The read out process resets automatically the counters, and therefore, no reset is needed.

- **Shift Register (Shutter closed):** In this mode the SR/C behaves as a shift register to either read out the pixel matrix (after an acquisition) or to set the 8-bit PCR when \textit{Conf} is active. In this mode all the pixels of one column form a 3328-bit shift register with a common clock (\textit{Clk\_Read}) generated in the periphery of the chip (see section 2.4.2.3).

![Shift Register and Counter Schematic](image.png)

Figure 2.22. The Medipix2 SR/C schematic. The global lines are displayed in red.
2.3.2.3 Pixel Configuration Register (PCR)

The Pixel Configuration Register is a 8-bit static memory which stores the pixel information. This register stores the 3 bit low threshold equalization, the 3 bit high threshold equalization, one mask bit and one test bit. Each register cell is realized with static logic, which means that the data stored is kept until new data is loaded or the chip is powered off. After chip power up the PCR has to be loaded to ensure correct pixel operation. Table 2.3 shows the PCR bit functionality. The PCR data is latched from the pixel shift register at the falling edge of Conf signal. Figure 2.24 shows the bit tapping on the 13-bit shift register which are latched into the PCR.

| 3-Bit Low threshold adjust (Bit0L (LSB), Bit1L and Bit2L) | 1: off | 0: on |
| 3-Bit High threshold adjust (Bit0H (LSB), Bit1H and Bit2H) | 1: off | 0: on |
| Test_Bit: Enables the external testing of the pixel | 1: Test bit off | 0: Test bit on |
| Mask_Bit: Masks out the pixel cell | 1: Unmasked | 0: Masked |

Table 2.3. The Medipix2 PCR bit functionality.
2.3.3 Pixel power distribution strategy

The Medipix2 bond pads are placed only at the bottom side of the chip to allow tiling of several chips at the three bond-free edges with a minimal loss of sensitive area. As all the analog and digital power supplies are placed at one edge of Medipix2, the power distribution strategy has to be carefully studied. Top-down non-uniformities can appear if proper solutions are not foreseen in the analog and digital part of each pixel. In the analog side power consumption is static which means that current is continuous, while in the digital side the power supply is dynamic\(^5\) which means that current only flows when there is a logic change.

2.3.3.1 Analog pixel power distribution

On the analog side, six voltage controlled current sources are used to bias the front end (CSA and discriminators). Each current source needs a stable reference voltage \(V_{GS}\) to generate a stable output current. These reference voltages are made of the difference between one global DAC output as gate voltage, and a power supply as source voltage (either VDDA or VSSA depending on the target transistor). In order to uniformly generate the same biasing currents in all pixels, the power supplies for each critical branch have been split at the column level. All the pixels of the same column share the same power connections for each critical branch. By doing this, the problem for each critical branch and column is isolated, and the worst case power distribution can be seen as a series of 256 pixel resistances \(R_{pix}\) with a constant current source as seen in Figure 2.25. The resistance of each pixel depends on the CMOS technology metal resistance \(R_{square}\) and the metal line width:

\[
R_{pix} = \frac{55 \, \mu m}{MetalWidth} \cdot R_{square} \tag{2.16}
\]

With such arrangement, the worst case is the voltage drop seen by the pixel at the top of the column compared with the pixel at the bottom. This can be calculated as the following quadratic sum:

\[
\sum_{n=1}^{256} R_{pix} \cdot I + V_n - V_1
\]

If transistors leakage current are not taken into account.

---

\(^5\) If transistors leakage current are not taken into account.
\[ V_{\text{drop}} = V_1 + V_2 + K + V_N = R_{\text{pix}} \cdot I \cdot (N + (N-1) + (N-2) + K + 1) = \]

\[ R_{\text{pix}} \cdot I \cdot \frac{N}{2} \cdot (N + 1) = R_{\text{pix}} \cdot I \cdot \frac{N^2}{2} \]  

(2.17)

In Figure 2.26 is shown the worst case power supply voltage drop for a pixel at the top of the column with different metal widths and biasing currents.

Each critical branch has its own power (VDDA) and ground (VSSA) laid out depending on the biasing current and the respective power voltage drops achieved are shown in Table 2.4. The preamplifier and discriminator power lines have the worst voltage drops due to the high currents they have to drive. In the discriminator there is a known top down non-uniformity that is corrected with the on-pixel equalization DAC.

<table>
<thead>
<tr>
<th>Power line</th>
<th>Nominal Current</th>
<th>Voltage drop [mV]</th>
<th>Metal width [µm]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vdda Preamp</td>
<td>750 nA</td>
<td>61</td>
<td>1.88 (M4)</td>
</tr>
<tr>
<td>Vssa Preamp</td>
<td>750 nA</td>
<td>20</td>
<td>5.64 (M4)</td>
</tr>
<tr>
<td>Vdda IKrum</td>
<td>15 nA</td>
<td>4.5</td>
<td>0.48 (M4)</td>
</tr>
<tr>
<td>Vssa IKrum</td>
<td>15 nA</td>
<td>2.2</td>
<td>1 (M5)</td>
</tr>
<tr>
<td>Vdda Disc</td>
<td>3 µA</td>
<td>71</td>
<td>6 (M4)</td>
</tr>
<tr>
<td>Vssa Disc</td>
<td>3 µA</td>
<td>40</td>
<td>10.68 (M5)</td>
</tr>
<tr>
<td>Vdda THS</td>
<td>350 nA</td>
<td>4</td>
<td>13.3 (M4+M5)</td>
</tr>
<tr>
<td>Vssa SetDisc</td>
<td>400 nA</td>
<td>9.5</td>
<td>6 (M5)</td>
</tr>
</tbody>
</table>

Table 2.4. Metal widths for the different static power supplies of the analog side.
The analog side has also independent biasing for PMOS transistor wells (VDDAWELL) to decouple as much as possible analog to digital, and a full P+ guard-ring all around the analog side.

2.3.3.2 Digital pixel power distribution

All the pixels of the same column share the same power (VDD) and ground (VSS) digital nets. VDD is 12.2 µm wide with a column resistance of 92 Ω and VSS is 10.2 µm wide with a column resistance of 109 Ω. At the top of the columns the digital power supplies are connected to a common 10 µm wide metal line to uniformly distribute the digital power horizontally.

2.3.4 Pixel Layout

In Figure 2.27 the layout of the pixel cell is shown where the most important blocks are indicated. The octagonal bump bond opening, with a diameter of 20 µm, is placed on top of the analog side and is the input node of the CSA using the top metal.

The pixel layout uses 6 metal layers:

- Metal 1-2 are used for local routing inside the pixel
- Metal 3 is mainly used for the global routing: analog column biasing and digital control lines.
- Metal 4-5 are used for the analog/digital power distribution
- Metal 6 is used for the bump-bonding connection.

The injection and feedback capacitances of the CSA are realized as metal-to-metal parasitic capacitors and are laid out as a “sandwich structure” between metal layers 1, 2 and 3. This structure gives a sufficient capacitance density while minimizing the input capacitance and coupling to neighbouring lines. The preamplifier compensation capacity (C in Figure 2.4) is realized as two PMOS gate capacitances in parallel with a total capacitance of ~1pF.
Figure 2.27. Medipix2 layout. 1) Preamplifier; 2) High Threshold Discriminator; 3) Low Threshold Discriminator; 4) 8-bit Pixel Configuration Register; 5) DDL; 6) SR/C (13-bit shift register and logic).

2.4 Medipix2 Periphery

The Medipix2 periphery is used to provide the analog biasing and generate the digital control signals to the pixel matrix. Figure 2.28 shows a schematic floor plan of the Medipix2 periphery. The different colour indicates the power supply each periphery block is attached to: Analog (blue), Digital (green) and LVDS (pink). The periphery width dimension is 14111 µm which is basically defined by the pixel matrix width (256x55=14080 µm). The height is mainly limited by the sensor non-sensitive guard-ring area needed to provide a uniform electrical field on the detector side (typically ~500 µm), and to provide enough clearance in the mounting stage with the wire-bonding machine head (~1 mm).
For further study the periphery has been divided into the analog periphery block (powered by VDDA) which contains the DACs and the Analog IO Bus, and a digital periphery block that groups all the blocks powered by the supplies VDD and VDDLVDS which contains the LVDS drivers and receivers, the IO logic, the End-of-Column Logic and the 32-bit CMOS output buffers.

### 2.4.1 Analog Periphery

The *Medipix2* analog periphery includes the 13 8-bit DACs, injection test pulse bus architecture, and some IO analog buffers. For simplicity the same analog buffers used for the internal buffering of the injection test pulse are used at the bond pad for buffering data into or out of the chip.

#### 2.4.1.1 DACs

There are 13 8-bit DACs included in the chip. Their role is to provide bias (voltages and currents) to the analogue and digital circuitry within the pixel cells. The DAC register is written via the LVDS serial port. All the DACs use the same binary weighted current architecture (see Figure 2.29 for schematic and Figure 2.30 for the layout). Two external supplies are used to generate the reference current for the DAC LSB (VDDA and DACbias). To avoid non-linearity errors in the DAC due to transistor parameter gradients on the chip (mismatch), attention was paid to having the same centre of gravity for the current sources of all the bits. The output stage of each DAC has been tuned so that it provides a sensible nominal setting.
following a chip Reset (the digital setting of each DAC after reset is its mid range value = 10000000).

![Binary weighted architecture implemented in the Medipix2 DACs.](image)

The 13 Medipix2 DACs are listed in Table 2.5. All the DACs can be programmed independently by selecting an 8-bit code. The output range covers from the low 8-bit code (00h) to the high 8-bit code (FFh). The DAC code is used to select one of the Medipix2 DACs. Moreover one can either monitor the output voltage of a selected DAC through the DACOut output pin or impose an external DAC value for the selected DAC through the ExtDAC input pin. To maximize the CSA output voltage dynamic range the threshold DACs (VTHL and V_THH) outputs are controlled by the Polarity input signal.

Each of the DAC output gate voltages is directly connected to one of the target transistor gates. The advantage of this approach is to provide a better mismatch and stability due to the large capacitance seen at the DAC output. The disadvantage is that any broken gate in the pixel array will make the chip non-operational limiting the yield performance.

<table>
<thead>
<tr>
<th>DAC NAME</th>
<th>Type</th>
<th>DAC CODE</th>
<th>Polarity</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>CSA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Precamp</td>
<td>I</td>
<td>0011</td>
<td>L,H</td>
<td>0-1.4 µA</td>
</tr>
<tr>
<td>Ikrum</td>
<td>I</td>
<td>0111</td>
<td>L</td>
<td>0-30 nA</td>
</tr>
<tr>
<td>FBK</td>
<td>V</td>
<td>1010</td>
<td>L, H</td>
<td>0.4-0.85 V</td>
</tr>
<tr>
<td>GND</td>
<td>V</td>
<td>1101</td>
<td>L,H</td>
<td>0.9-1.3 V</td>
</tr>
<tr>
<td>Discriminator</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Disc</td>
<td>I</td>
<td>0010</td>
<td>L,H</td>
<td>0-1.67 µA</td>
</tr>
<tr>
<td>THS</td>
<td>I</td>
<td>0101</td>
<td>L,H</td>
<td>0-51.8 nA</td>
</tr>
<tr>
<td>SetDisc</td>
<td>I</td>
<td>0100</td>
<td>L,H</td>
<td>0-400 nA</td>
</tr>
<tr>
<td>THL</td>
<td>V</td>
<td>1011</td>
<td>L</td>
<td>0.6-0.85 V</td>
</tr>
<tr>
<td>THH</td>
<td>V</td>
<td>1100</td>
<td>L</td>
<td>0.6-0.85 V</td>
</tr>
<tr>
<td>DDL</td>
<td>DelayN</td>
<td>I</td>
<td>0001</td>
<td>L,H</td>
</tr>
<tr>
<td>Analog Buff</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Abuffer</td>
<td>V</td>
<td>1110</td>
<td>L,H</td>
<td>0.7-1.1 V</td>
</tr>
<tr>
<td>LVDSStx</td>
<td>I</td>
<td>0110</td>
<td>L,H</td>
<td>0-580 µA</td>
</tr>
<tr>
<td>LVDS Driver</td>
<td>RefLVDSStx</td>
<td>V</td>
<td>1001</td>
<td>L,H</td>
</tr>
</tbody>
</table>

Table 2.5. Medipix2 DACs
Figure 2.30 shows the layout of a *Medipix2* 8-bit DAC. All the DACs have the same binary weighted block while the output and decoding logic is different.

![Figure 2.30](image)

**Figure 2.30. Layout of a Medipix2 8-bit DAC**

### 2.4.1.2 Injection test pulse

Each pixel contains an 8 fF injection capacitance connected in series with the CSA input (see Figure 2.2) to allow each pixel to be tested using an external voltage pulse. To simulate a charge injection from the detector a test pulse of known amplitude is stepped onto the injection capacitance $C_{\text{test}}$, which acts as a differentiator injecting into the preamplifier an equivalent charge of

$$
Q_{\text{test}} = \frac{\alpha_{\text{BUF}} \cdot V_{TP} \cdot C_{\text{TEST}}}{q} \quad [\text{e}^-]
$$

(2.18)

Where $\alpha_{\text{BUF}}$ is the gain of the injection test pulse buffers (~0.825), $V_{TP}$ is the injection test pulse voltage amplitude (0.8 to 2.2 V), $C_{\text{TEST}}$ is the on-pixel injection test capacitance (~8 fF), and $q$ is the electron charge ($1.6 \times 10^{-19}$). At the bottom of every pixel column and at the *TESTPULSE* bond pad two analog buffers are used to cope with the large capacitance and stray resistance of the internal electrical connections. These two buffers limit the maximum input test charge due to their dynamic range, linearity (0.8 to 2.2 V) and gain (0.825). The rise and fall time of
the input voltage step should be similar than the collection time of a charge collected in the detector in order to stimulate properly the front end chain.

2.4.2 Digital Periphery

The digital periphery is shown in Figure 2.28 and contains the LVDS receivers and drivers, the IO logic, the End-of-Column logic, the DAC registers and the synchronization output logic. Depending on the state of the CMOS input control lines (Reset, Shutter, P_S, M0 and M1 and the LVDS signal Enable_IN), the pixel matrix can be either written or read out and the DAC digital codes can be loaded. The data loading (matrix Reset, matrix PCR and DAC loading) is always done serially through the LVDS serial link. The read out can be either done serially through the LVDS link or in parallel through a 32-bit CMOS parallel bus (selectable via P_S bond pad). The design target read out clock frequency is 100 MHz. With this clock frequency the pixel matrix should be written or read out in less than 9 ms using the serial LVDS port and in less than 300 µs using the parallel port.

The digital blocks of the periphery use a full custom digital library which fully exploits the 6 metal layers available in the 0.25 µm CMOS technology achieving a high gate density needed at the end-of-column logic due to the 55 µm pixel pitch. The digital library has been fully designed and characterized using an analog simulator (HSPICE) and later verified with the digital simulator (VERILOG). The Medipix2 digital library contains the following cells: INVERTER, NAND, NOR, MUX2, SWITCH2, DFF, DFFSR, DFFS, DFFR and different buffer sizes. Figure 2.31 shows one full custom designed Set-Reset D flip flop cell (DFFSR) of the Medipix2 digital library.

![Figure 2.31. One Set-Reset flip flop from the Medipix2 digital library.](image)

2.4.2.1 LVDS Driver and Receiver

The LVDS (Low Voltage Differential Signaling) is a low swing differential technology which allows single channel data transmission at very high speeds. LVDS delivers high data rates while consuming significantly less power than other technologies. In addition, it brings many other benefits, which include:

- Low-voltage power supply compatibility
• Low noise generation
• High noise rejection
• Robust transmission signals
• Ability to be integrated at chip system level

Medipix2 uses the LVDS receivers and drivers for the serial communication link. The drivers and receivers use independent power supplies (VDDLVS and VSSLVS) to minimize the digital high frequency noise coupling to other parts of the chip. Table 2.6 shows the main characteristics of this technology and Figure 2.32 shows a schematic of the LVDS driver and receiver and the expected data rate versus cable length.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{OD}$</td>
<td>Differential Output Voltage</td>
<td>247</td>
<td>454</td>
<td>mV</td>
</tr>
<tr>
<td>$V_{OS}$</td>
<td>Offset Voltage</td>
<td>1.125</td>
<td>1.375</td>
<td>V</td>
</tr>
<tr>
<td>$\Delta V_{OD}$</td>
<td>Change in $V_{OD}$</td>
<td>50</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>$\Delta V_{OS}$</td>
<td>Change in $V_{OS}$</td>
<td>50</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>$I_{SC}$</td>
<td>Short Circuit Current</td>
<td>24</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>$t_{r}/t_{f}$</td>
<td>Output Rise/Fall Times (&gt;200 Mbps)</td>
<td>0.26</td>
<td>1.5</td>
<td>ns</td>
</tr>
</tbody>
</table>

Table 2.6. LVDS characteristics [NAT98].

![Diagram](image)

Figure 2.32. On the left: simplified diagram of LVDS Driver and receiver connected via 100Ω differential impedance media. On the right: LVDS data rate vs Cable Length in meters [NAT98].

As shown in Figure 2.28 the LVDS receivers are placed at the bottom left corner of the chip and the LVDS drivers are placed in the bottom right corner of the chip. The position of the LVDS drivers and receivers in the chip allows a daisy chain connection between different chips minimizing the dead area between them (see section 2.5).

There are three LVDS pairs at the input and output of the chip:

• $F_{clock\_In}$: Is the master clock for all the chip IO operations.
• $F_{clock\_Out}$: Given the internal delay of $F_{clock\_In}$ (typically ~6ns) the $F_{clock\_Out}$ is used to synchronize the $Data\_Out$.  

47
• Data In and Data Out: Medipix2 samples Data In at the Fclock_In rising edge and sets Data Out at the rising edge of Fclock_Out.

• Enable_In and Enable_Out: When Enable_In goes down the selected command is started, when Enable_Out goes down the selected command is finished.

The LVDS receivers are based in a self-biased rail to rail differential amplifier scheme with CMOS buffered outputs. 100 Ω P+ diffusion resistances are included on-chip at each receiver input. The LVDS drivers use a typical bridge switched topology with four zero-VT NMOS transistors. The bias current is controlled through the 8-bit current DAC I_LVDSrx while the output common mode is set by the 8-bit voltage DAC V_RefLVDSx. Figure 2.33 shows the layout of one LVDS receiver and one LVDS driver.

**Figure 2.33.** On the left one LVDS receiver with the 100 Ω P+ diffusion. On the right the layout of one LVDS driver. The receivers are placed at the bottom left corner of Medipix2 while the LVDS drivers are placed at the bottom right corner of Medipix2.

### 2.4.2.2 Medipix2 IO Logic

The chip is controlled by means of the CMOS input signals: Reset, Shutter, P_S, M0 and M1 and the LVDS signal Enable_IN. Table 2.7 summarizes the
different operation modes of the Medipix2 chip depending on the control signals. The logic is designed using the full custom Medipix2 digital cell library.

<table>
<thead>
<tr>
<th>$M_0$</th>
<th>$M_1$</th>
<th>Enable_IN</th>
<th>P/S</th>
<th>Shutter</th>
<th>Reset</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>$X$</td>
<td>$X$</td>
<td>$X$</td>
<td>$X$</td>
<td>$X$</td>
<td>0</td>
<td>General reset of the chip</td>
</tr>
<tr>
<td>$X$</td>
<td>$X$</td>
<td>$X$</td>
<td>$X$</td>
<td>$X$</td>
<td>1</td>
<td>Acquisition</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Read out the matrix (Serial)</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Read out the matrix (Parallel)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>$X$</td>
<td>1</td>
<td>1</td>
<td>Write the matrix PCR</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>$X$</td>
<td>1</td>
<td>1</td>
<td>Write DAC registers</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>$X$</td>
<td>$X$</td>
<td>1</td>
<td>1</td>
<td>Reset the matrix</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>$X$</td>
<td>$X$</td>
<td>0</td>
<td>1</td>
<td>Testing the FSR</td>
</tr>
</tbody>
</table>

Table 2.7. Medipix2 operation modes.

A schematic view of the IO logic is shown in Figure 2.34. The IO Decoder is a simple combinatorial logic which translates the control lines into the chip generating the appropriate internal signals used by the Post Counter Logic and the End-of-Column Logic. The IO logic matrix commands see the pixel matrix as memory bank of 851968 bits formed by 256 columns and 3328 rows of bits. The logic has one binary column counter (up to 256) used as readout clock of the pixel matrix ($Clk_\text{Read}$, see Figure 2.18) and one binary row counter (up to 3328 counts), clocked by the output of the column counter, used to indicate the end of operation ($Enable_{Out}$ low) in write matrix, reset matrix and read matrix commands. The same logic is used to load the DAC binary input stream where the output of the column counter indicates the end of operation. Figure 2.35 shows the layout of the complete IO logic.

At chip reset the LVDS Drivers are not active, the IO control logic is reset to the initial condition, all DACS are set to the mid-range value and the 32-bit DOUT bus is in high impedance.
Figure 2.35. The Medipix2 IO Logic. 1) IO Decoder; 2) Post counter logic; 3) 256 binary column counter; 4) 3328 binary row counter.

### 2.4.2.3 End-of-Column Logic (EoC)

The End-of-Column logic provides the link between the pixel matrix and the periphery. The EoC includes sequential logic composed of a flip-flop with control logic (EoC in Figure 2.36) and a digital buffer block (Buffer in Figure 2.36) which is used because of the stray resistance and parasitic capacitance of the metal lines that bring the global control signals to the matrix. Clk_Read, Conf, and Shutter are global signals to the whole pixel matrix while Data_to_matrix and Data_from_matrix are column specific. There is an EoC block at the end of each pixel column, therefore there are 256 EoC blocks with a pitch of 55 µm. The flip flops form a 256-bit EoC shift register.

The selected operation mode (see Table 2.7) determines whether data is loaded to the matrix (through Data_to_matrix) or read out of the matrix (through Data_from_matrix). The Clk_Read frequency is 256 times slower than the Fclk_In when data is transferred serially, and 8 times slower when either resetting or reading out the matrix in parallel. While reading out in parallel the 256 EoC column blocks are split into 32 subsections of 8 columns width where each subsection is connected to one of the 32 lines that form the parallel CMOS output bus.
2.5 TILING OF LARGE AREAS

The ability to tile large areas has been a design priority. Allocating the chip periphery to the bottom of the chip and fully using the 6 metal layers available in the CMOS technology the non sensitive area in the left, right and top edges of the chip is reduced to less than 60 µm (see Figure 2.38). By dicing as close as possible
to the chip edges it is possible to build multi-chip structures by placing N chips side by side and/or 2 chips top to top achieving any 2 x N combination.

Figure 2.38. Distances from the last active pixels to the edge of the chip. The passivation openings are octagons of 20 µm long.

The chips can be daisy chained through the LVDS serial link by connecting Enable_Out, Data_Out and Fclock_Out of one chip to Enable_In, Data_In and Fclock_In of the next chip in the chain (see Figure 2.39). With such a scheme the same readout system can be used for one single chip or any multi-chip daisy chained structure. The only penalty is the read out time.

Figure 2.39. Schematic of two Medipix2 chips connected in daisy chain.

2.6 SUMMARY

The motivations and requirements for the Medipix2 design have been presented and the solutions chosen have been detailed and explained.

The Medipix2 has 65536 pixels of 55 µm x 55µm. Each pixel has a CSA whose output is DC coupled to two identical discriminator branches that form an energy window discriminator. The total analog power consumption per pixel is less than 8 µW. The digital part of the pixel contains an 8-bit register, the energy window discrimination stage and a 13-bit counter.
The Medipix2 periphery contains 117 IO pads, 13 8-bit DACs, LVDS drivers/receivers and the combinatorial and sequential logic for either reading from or writing to the chip. The chip can be daisy chained to form large multi-chip structures. A full custom digital library has been developed to fully exploit the 6 metal interconnecting layers available in the submicron technology used. Moreover, the design was heavily constrained by the need to bring all I/O and power lines from one edge of the chip.

In the next chapter the chip is electrically characterized using the injection test pulse and after bump bonding to a detector the X-ray imaging capabilities of the Medipix2 chip are discussed.
3  **MEDIPIX2 MEASUREMENTS AND CALIBRATION**

In this chapter the electrical characterization (section 3.3) and first X-ray images (section 3.5) of the Medipix2 chip bump bonded to a detector are presented. Section 3.1 gives an overview of the different chip carriers, readout boards and software available. Wafer probing (section 3.2) allows to select good dies before bump-bonding (section 3.4) to a detector. Section 3.6 studies the effects of radiation on the chip.

3.1  **MEDIPIX2 READOUT SYSTEMS**

Several readout systems have been developed since the Medipix2 chip became available in 2002. As an exercise of completeness the Medipix2 collaboration common readout systems are briefly explained.

3.1.1  **Medipix2 chipboards and probe card**

The Medipix2 probe card (see Figure 3.1) is used for wafer probing that classifies the chips according to their performances prior the assembling of the detector though bump bonding. Only good chips will be mounted to sensors reducing the cost of flip-chip assembling. The probe card is also used to characterize the Medipix2 assemblies before mounting to the chipboard. The probe card is coupled through a 68-pin VHDCI connector to either the Muros2 or the MedipixUSB serial readout systems (see 3.1.2). The board contains decoupling capacitance for the three power supplies (VDDA, VDD and VDDLVD) and an analog multiplexer (MAX4634) used to generate the injection test pulse.

![Figure 3.1 The Medipix2 probe card. The central hole is bigger than the Medipix2 sensitive for the test of the assemblies with x-ray sources.](image)

The Medipix2 CERN single chipboard is shown in Figure 3.2. The board schematic is identical to the probe card but adds a LEMO connector and a low pass filter used to provide a bias voltage for the detector. The Medipix2 is directly glued

---

\(^6\) Very High Density Cable Interconnect
to the ground plane and connected to the chipboard through 25 µm thick aluminium wires using ultrasonic wedge bonding.

![Medipix2 CERN single chipboard coupled with the VHDCI cable. A naked Medipix2 chip is mounted on the PCB.](image1)

Figure 3.2. *Medipix2* CERN single chipboard coupled with the VHDCI cable. A naked *Medipix2* chip is mounted on the PCB.

The *Medipix2* octet board has been designed at Nikhef [FOR03]. This board can fit up to 8 chips in a 4x2 module. The card can be connected to the same readout systems as for the single chip chipboards (Muros2.1 and *Medipix USB*) using the daisy chain serial link. Figure 3.3 shows a picture of this board which has been used extensively in the measurements reported in Paper VII.

A more compact board has been recently developed by the same group at Nikhef to fit only a 2x2 multi-chip (*Medipix2 quad*) with the same readout schematic as for the octet board but minimizing the non-sensitive PCB areas as shown in Figure 3.4.

![Medipix2 NIKHEF octet board [FOR03] can hold up to 8 chips. In the image a Medipix2 Quad assembly is mounted on the board.](image2)

Figure 3.3. The *Medipix2* NIKHEF octet board [FOR03] can hold up to 8 chips. In the image a *Medipix2* Quad assembly is mounted on the board.
3.1.2 Readout hardware

Even though there are several readout systems for the Medipix2 the Muros2 [SAN03] and the MedipixUSB [VYK06] are the Medipix2 collaboration official readout boards. Other readout boards are briefly overviewed in section 3.1.4. Both boards have been used throughout the different measurements reported in Paper II-X.

*The Muros2 readout system* acts as an interface between any Medipix2 chipboard (see section 3.1.1) and a commercial data acquisition system (National Instruments PCI-6533). The readout clock can be easily tuned from 30 to 200 MHz and can perform real-time acquisition at a maximum frame rate of ~30 Hz. The Muros2.1 is a second generation board that includes the possibility of using an internal power supply. The Muros2.1 is compatible with Medipix2 (see Paper I, chapter 2), Mpix2MXR20 (see chapter 4) and Timepix (see chapter 5) chips. It can be controlled either by the Pixelman or the Medisoft readout software (see 3.1.3). A photo of the system is shown in Figure 3.5.

*The MedipixUSB readout system* is an interface between any Medipix2 chipboard (see section 3.1.1) and a PC through a USB1.1 connection. The readout clock is limited to 20 MHz and it can perform real-time acquisition at a maximum frame rate of ~5 Hz. The full system with one single chip can be powered through the 5 V 500 mA USB port allowing a high degree of portability. If multi-chip cards are used an external 5 V power supply is needed. The detector bias voltage supply up to 100V is internally generated and can be remotely controlled. The readout system is compatible with the Medipix2 and Mpix2MXR20 chips. It is controlled via the Pixelman software. A photo of a MedipixUSB system connected to the Medipix2 single chip is shown in Figure 3.6. More detailed information can be found in [UTE07a].

The main common features of both readout systems are:

- On board power regulator.
• Generation of a stable calibration test pulse through software programmable DACs.
• On board 14-bit ADC for the Medipix2 DAC monitoring.
• Generation of the Medipix2 control commands as described in Table 2.7.

Figure 3.5. The Muros2.1 system.

Figure 3.6. The MedipixUSB system connected to a Medipix2 CERN single chipboard [VYK06].

3.1.3 Readout software

Two software programs are available for readout of the chip: the Medisoft4.0 developed at the University of Napoli (Italy) [MAI03] and the Pixelman software developed at the IEAP/UTEF (Prague, The Czech Republic) [HOL06].

The Medisoft program can operate with the Medipix2 single chip and the Medipix2 quad with the Muros2 readout system. The Pixelman can operate with all the single chip or multi-chip structures versions (Medipix2, Mpix2MXR20 and Timepix) connected to any of the readout boards. It is also possible to run the
various readout systems on the same PC simultaneously. More information about the Pixelman software can be found in [UTE07b].

3.1.4 Other Medipix2 readout developments

There are several other developments tailored to specific applications which demand either the fast readout (through the parallel bus) and/or the tiling of large areas.

The PRIAM board (ESRF, Grenoble-FR): An ultra fast readout system which uses the parallel bus is able to readout up to 5 chips simultaneously. This development is targeted for synchrotron applications [PON07] and adaptative optics for ground based telescopes [MIK06]. This system is reported to readout continuous frames from one chip at 1.4 kHz with an exposure time of 400 µs (44% of dead time).

The Dear-Mamma project (IFAE, Barcelona-ES): A first demonstrator of a digital X-ray mammographic system has been built based on parallel readout [CHM06]. The readout system reports a measured frame rate of 500 Hz.

Some INFN groups (Cagliari, Napoli, Bologna, Pisa and Rome, IT) are currently developing an optical link based readout system for the Medipix2 quad with a target frame rate of 25 Hz aimed at fast computed tomography scanning [MAR07].

3.2 Wafer probing

Wafer probing is the process of electrically testing each die on a wafer. A wafer is placed on a probe station and chips are tested by sequentially connecting a set of precision point needles on designated probe pads on a die (probe card, section 3.1.1). The Medipix2 probe station is connected via one VHDCI cable to a Muros2 readout board using Medisoft or Pixelman software.

The needles provide the electrical contacts needed to test the die properly. Wire bond pads are also used as probe pads. Probing is done to select the good die before sensor bump bonding, thereby saving assembly and test costs.

The Medipix2 is laid out in a shared reticle with other two small dies. The total reticle size is 18055 µm x 14111 µm and there are 94 units in an 8 inch wafer. The electrical tests employed by probing the Medipix2 die consist of a communication test, a DAC scan and an analog front-end test using the calibration test pulse.

The selection criteria is based in the number of defective columns and DACs of the tested die as described in Table 3.1. Two wafer maps drawn after electrical tests from two different production lots are shown in Figure 3.7.
Selection criteria

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>A</strong></td>
<td>No dead columns</td>
</tr>
<tr>
<td><strong>B</strong></td>
<td>1 dead column</td>
</tr>
<tr>
<td><strong>C</strong></td>
<td>2 dead columns</td>
</tr>
<tr>
<td><strong>D</strong></td>
<td>&gt; 2 dead columns</td>
</tr>
<tr>
<td><strong>E</strong></td>
<td>Bad DACs</td>
</tr>
<tr>
<td><strong>F</strong></td>
<td>Bad communication – High Analog current</td>
</tr>
</tbody>
</table>

Table 3.1. The selection criterion for the Medipix2 dies during wafer probing.

![Table 3.1. The selection criterion for the Medipix2 dies during wafer probing.](image)

3.2.1 Communication Test (digital)

A random bit pattern is written into the matrix and read out. The data sent and received are compared highlighting the communication errors. Given the Medipix2 3328-bit column shift register readout architecture the communication errors are displayed as number of dead columns per chip.

Scanning the Fclock clock frequency while doing the communication test the pixel error rate [%] can be plotted as shown in Figure 3.8. Below ~85 MHz the pixel error rate displays the number of failing columns due to yield. Above ~85 MHz the pixel error rate increases due to an internal delay between Fclock_Out and Data_Out. If the delay is corrected via software the maximum readout clock frequency for the Medipix2 was measured to be ~130 MHz.

![Figure 3.7. Two Medipix2 wafer maps from two different production runs. Each wafer contains 94 chips.](image)
3.2.2 DAC scan test (analog)

The 13 on-chip 8-bit DACs are monitored through one buffered analog output available at a wire bonding pad. A 14-bit ADC on the Muros2 readout board reads sequentially the output analog voltage of each DAC by scanning its 8-bit digital code. The DAC transfer functions of one Medipix2 chip are shown in Figure 3.9 for the current DACs and in Figure 3.10 for the voltage DACs.
The Medipix2 DACs transfer function analysis showed two undesired defects due to the DACs design:

- Non-Monotonicity: DACs BiasLVDS, Preamp and Ref_LVDS showed a non-monotonic output behaviour due to a badly biased switch network in the binary weighted current block as shown in Figure 3.9 and Figure 3.10.
- Temperature dependence and linearity: All voltage DACs were realized with a NMOS target transistors working in linear region. This type of architecture showed high temperature dependence (1mV/°C) and poor linearity. Figure 3.11 shows the DNL\(^7\) and INL\(^8\) of the threshold DAC of one chip (V_THL).

In spite of these two defects the chip could be operated normally with a good DAC calibration and in a temperature controlled environment.

---

\(^7\) Differential non-linearity (DNL) is defined as the difference between an actual step width and the ideal value of 1LSB.

\(^8\) Integral non-linearity (INL) is described as the deviation, in LSB or percent of full-scale range (FSR), of an actual transfer function from a straight line.
3.2.3 Analog test

A known number of injection test pulses are sent to every pixel with an equivalent input charge well above the low threshold. After acquisition and readout the counter value of all good pixels should be equal to the number of test pulses sent. The bad pixels are easily identified if they have either no counts or a noisy behaviour.

3.3 ELECTRICAL CHARACTERIZATION

First Medipix2 electrical characterization has been done using a naked (without sensor) Medipix2 chip mounted on the CERN single chipboard and using the Muros2 system and the Medisoft4 software as readout system. The details of the electrical characterization are described in Paper II and Table 3.2 summarizes the results.

<table>
<thead>
<tr>
<th>Linearity [0-12 ke⁻]</th>
<th>Holes [h⁺]</th>
<th>Electrons [e⁻]</th>
</tr>
</thead>
<tbody>
<tr>
<td>ENC (at default settings)</td>
<td>Not measured</td>
<td>&gt;97%</td>
</tr>
<tr>
<td>Threshold variation before adjustment</td>
<td>~250 e⁻ rms⁹</td>
<td>~450 e⁻ rms</td>
</tr>
<tr>
<td>Threshold variation after adjustment</td>
<td>~120 e⁻ rms</td>
<td>~120 e⁻ rms</td>
</tr>
<tr>
<td>Minimum detectable charge</td>
<td>~1000 e⁻</td>
<td>~1000 e⁻</td>
</tr>
</tbody>
</table>

Table 3.2. Medipix electrical characterization summary from Paper II.

⁹ The reported threshold variation before adjustment in positive published in paper II was found to be erroneous, after the publication of the article, due to an error on the gain calibration. The correct value is ~450 e⁻ rms for both polarities.
The electrical test results reported in paper II are not fully accurate due to the non-linear behaviour of the injection test pulse. Moreover the pixel injection test capacitance was extracted from simulations which made absolute measurements like ENC, gain and threshold dispersion inexact. An absolute calibration of the chip was performed later with a Medipix2 bump bonded to a 300 µm thick high resistivity p⁺ on n Si sensor using a monochromatic X-ray source (section 3.5.1).

3.4 BUMP BONDING

IBM introduced flip chip interconnection in the early sixties for their mainframe computers and it has evolved greatly in the last decades. Nowadays most electronic watches, and a growing percentage of cellular phones, pagers, and high speed microprocessors are assembled with flip chip.

Hybrid pixel detectors use flip chip technology to connect the pixel readout chip to the sensor material. The Medipix2 has been bonded to 300 µm and 700 µm Si assemblies using a eutectic tin-lead solder process. Papers III, V, VI and VII used such assemblies for the reported measurements. During dicing of the sensor wafers is protected by photoresist to minimize the damage to the edge of the silicon sensor which would increase the leakage current. The bump deposition is done by electroplating while the final flip chip bonding happens in a fluxless environment [RTI and VTT]. Figure 3.12 shows two images taken with an electron microscope (SEM) of the readout and sensor side before flip chip bonding.

An indium bump bonding process has been used to bond a Medipix2 to 1mm thick CdTe sensor as described in Paper IV because of the low temperature and pressure bonding requirements of the sensor material.

![Figure 3.12. Two SEM images before assembling: On the left the eutectic tin-lead solder bumps sitting on top of the Medipix2 and on the right the Si sensor side. [Courtesy of A. Huffman, RTI].](image)

3.5 X-RAY IMAGING WITH THE MEDIPIX2

First X-ray images taken with Medipix2 bonded to a high resistivity 300 µm p⁺ on n Si sensor (see paper III, Figure 3.13) demonstrated the Medipix2 potential in various applications requiring high granularity single photon counting. Since
then many groups have used the Medipix2 in different ways. Table 3.3 summarizes some of these applications including the number of Medipix2 tiled chips, type of detector, and collection mode.

![Image of a leaf inside a capton tape with an image taken with a Medipix2 assembled to a high resistivity 300 µm p⁺ on n Si sensor exposed to a ⁵⁷Fe X-ray source during 300 seconds. The image has been flatfield corrected.](image)

**Table 3.3. Summary of applications using the Medipix2 chip with different detector types and front-end collection modes.**

<table>
<thead>
<tr>
<th>Applications</th>
<th>Medipix2</th>
<th>Detector</th>
<th>Publications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Adaptative optics</td>
<td>1</td>
<td>Micro channel plate (MCP) [e⁻]</td>
<td>[VAL04]</td>
</tr>
<tr>
<td>X-ray diffraction</td>
<td>1</td>
<td>300 µm Si [h⁺]</td>
<td>[VR107]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>700 µm Si [h⁺]</td>
<td>[MIT05]</td>
</tr>
<tr>
<td>Micro-radiography</td>
<td>1</td>
<td>300 µm Si [h⁺]</td>
<td>[YAV05]</td>
</tr>
<tr>
<td>Neutron imaging</td>
<td>1</td>
<td>300 µm Si + ⁶LiF converter [h⁺]</td>
<td>[JAK04], [JAK05]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Neutron sensitive MCP [e⁻]</td>
<td>[SIE07]</td>
</tr>
<tr>
<td>Autoradiography</td>
<td>1</td>
<td>300 µm Si [h⁺]</td>
<td>[MET04]</td>
</tr>
<tr>
<td>Gamma imaging</td>
<td>1</td>
<td>1mm CdTe [e⁻]</td>
<td>[MAN04] and paper IV</td>
</tr>
<tr>
<td>Electron microscopy</td>
<td>1</td>
<td>300 µm Si [h⁺]</td>
<td>[FAR05]</td>
</tr>
<tr>
<td></td>
<td>2x2</td>
<td>300 µm Si [h⁺]</td>
<td>Paper VII</td>
</tr>
<tr>
<td>Energy weighting</td>
<td>1</td>
<td>300 µm Si [h⁺]</td>
<td>[KAR05]</td>
</tr>
<tr>
<td>In vivo optical and radionuclide imaging</td>
<td>1</td>
<td>300 µm Si [h⁺]</td>
<td>[AUT05]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1mm CdTe [e⁻]</td>
<td></td>
</tr>
<tr>
<td>MPGD¹⁰</td>
<td>1</td>
<td>GEM and Micromegas [e⁻]</td>
<td>Paper VIII and IX</td>
</tr>
<tr>
<td>Mammography</td>
<td>25 x 19 cm</td>
<td>700 µm Si [h⁺]</td>
<td>[CHM06]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>800 µm CdTe [e⁻]</td>
<td></td>
</tr>
</tbody>
</table>

¹⁰ Micro-Patterned Gas Detectors

65
The imaging performance of the Medipix2 readout chip bump bonded to a 300 µm thick Si detector as a function of the global threshold DAC is presented in paper VI. The modulation transfer function (MTF) describing the spatial resolution properties, the noise power spectrum (NPS) describing the image noise, and the detective quantum efficiency (DQE) giving a measure for image quality with respect to the incoming photonic signal have been measured as a function of the single energy threshold. Measurements were carried out using a Seifert FK-61-04x12 X-ray tube with a W-target, a 2.5 mm thick Al filter and a tube voltage of 25 kVp. The MTF was measured using the angulated slit technique described in [FUJ92]. The spatial resolution has been measured using the MTF and it varies between 8.2 line-pairs/mm and 11.0 line pairs/mm at an MTF value of 70%. An associated measurement of NPS permits us to derive the DQE which can be as high as 25.5% for a broadband incoming spectrum.

3.5.1 Absolute pixel calibration

An absolute pixel characterization was realized using a 10 x 10 µm² monochromatic pencil beam focused at the centre of one pixel at ESRF\textsuperscript{11}. The monochromator was set to 7.9 keV, leaving the second monochromator crystal weakly detuned. In this way contaminations from higher harmonics could pass the monochromator, providing a set of well defined X-ray lines that were used in a single experiment to calibrate the DAC value-energy correlation. The harmonics placed at 23.7, 32.6 and 39.5 keV permitted a simple calibration at a pixel level. The external DAC input (EXT_DAC) was used as global low threshold to have a larger dynamic range avoiding the non-linearity behaviour of the internal threshold DACs. Figure 3.14 shows on the left the resulting s-curve and on the right the energy calibration. The pixel linearity and gain can be obtained by fitting the measured effective threshold to the known input beam energy. The pixel ENC can be extracted by the s-curve method. The measured noise is ~167 e⁻ rms, with a gain of 8.7 mV/ke⁻ or 416 eV/mV, and linearity better than 99.9% in the measured range (0 to 11 ke⁻). The pixel minimum detectable charge is ~4 keV or ~1100e⁻. During the measurements at ESRF the Ikrum bias current was set to 15 nA, which corresponds to the default value after chip Reset, limiting the measured gain and ENC as shown in Figure 2.8.

\textsuperscript{11} European Synchrotron Radiation Facility at Grenoble, France.
3.5.2 The Medipix2 Quad

Using this scheme four Medipix2 chips have been successfully assembled to the same 300 μm high resistivity Si sensor using solder bump-bonding. The total sensitive area achieved covers more than 8 cm² with 262144 pixels. The pixels placed at the edge between 2 chips are 3 times wider to cope with the distance between diced chips. The inner corners are covered by pixels which are 9 times larger than the rest as shown in Figure 3.15. The Medipix2 quad was mounted in the dedicated 9-layer PCB shown in Figure 3.3.

Figure 3.15. Section and top view schematic of a Medipix2 multi-chip structure (Medipix2 Quad).
The Medipix2 quad is equalized to allow correct global threshold setting for the four chips simultaneously. In a Medipix2 quad the threshold variations are dominated basically by two components: the chip to chip DAC variations, and the pixel to pixel threshold variations in each chip due to electronic mismatch.

A new software algorithm was written to first equalize the chip to chip global threshold variation, and secondly to equalize each chip by using a noise equalization algorithm. The noise equalization procedure records the threshold at which each pixel hits the noise floor as described in paper X. Figure 3.16 and Figure 3.17 show an example of a quad equalization where Chip0 has a significant shift in its global low threshold DAC compared with the Chip[1:3]. After equalization a minimum threshold of \( \sim 1200 \) e\(^-\) is achieved. Figure 3.18 shows two images taken with the Medipix2 quad using a W X-ray tube at different tube settings. The X-ray beam diameter is smaller than the quad length resulting in the black corners of the images (low counts). The counts of the larger pixels between chips had been normalized to its area.

![Graph showing threshold dispersion before and after equalization](image)

**Figure 3.16.** Threshold dispersion before equalization (step trace): Chip0 \( \sigma = 394 \) e\(^-\) rms and Chip[1:3] \( 416 \) e\(^-\) rms with a minimum detectable charge of \( \sim 4400 \) e\(^-\). Threshold dispersion after equalization (solid bar trace): Chip [0-3] \( \sigma = 117 \) e\(^-\) rms with a minimum detectable charge of \( \sim 1200 \) e\(^-\).
Figure 3.17. Image taken with a $^{109}$Cd source using a 10 min acquisition time. On the left before equalization, and on the right after equalization. Note that the grey levels of the larger pixels have been normalized to their surface area.

Figure 3.18. Images taken with an equalized Medipix2 quad: On the left 500 ms acquisition of an anchovy with a W X-ray tube at 15 kVp; on the right: A 100 ms acquisition of a wrist watch with a W X-ray tube at 50 kVp.

3.6 RADIATION HARDNESS

Radiation tolerance is an important issue for an X-ray imaging hybrid pixel readout chip. When ionizing radiation goes through a MOSFET, electron-hole pairs are generated. Due to the little resistance of the gate interconnect material (metal or polysilicon) and substrate the electron-hole pairs quickly disappear. On the contrary in the oxides, which is an insulator, electrons and holes have different behaviours, as their mobilities differ from five to twelve orders of magnitude.
The thin gate oxide is in fact practically immune from radiation while the thick oxide on the lateral isolations is a problem due to charge and interface states trapping. The leakage current increase and threshold voltage shift of NMOS transistors are clearly an issue due to the positive sign of the trapped charges.

As published in Paper I a first radiation tests were carried out using a dedicated X-ray machine (Seifert RP149). First results showed an increase of the analog and digital power consumption ~200 krad$^{12}$ but the chip still could be operated digitally above 500 krad. For those test only power consumption shifts and basic functionality could be tested since the Medipix2 readout systems were not available.

Some time later, using the Muros2 readout system another radiation campaign was organized using a naked Medipix2 on the same radiation facility at CERN. The X-ray tube spot size was defined to be smaller than the Medipix2 sensitive area. Threshold equalization masks were repeated at different integrated doses to find any threshold shift in the analog front-end. Figure 3.19 shows the results. After only ~10 krad the threshold of the irradiated area had clearly shifted. Even though the equalization procedure was able to compensate the threshold shift after that integrated dose, and Medipix2 still worked above 500 krad, this radiation damage at low doses set a practical limit for many applications.

3.7 **SUMMARY**

In this chapter the available Medipix2 readout systems have been described. The overall performance of the Medipix2 is very good and many applications with low noise high granularity single photon counting requirements have used it successfully. Measurements show an electronic noise ~160 e$^-$ rms with a gain of ~9 mV/ke$. The threshold spread after equalization of ~120 e$^-$ rms brings the full

---

$^{12}$ One gray is the absorption of one joule of radiation energy by one kilogram of matter (1 Gy = 1 Joule/Kg). In High Energy Physics community (and also in this thesis) the rad is used (100 rad = 1 Gy).
chip minimum detectable charge to ~1100 e\textsuperscript{-}. The measured MTF at 70% varies between 8.2 line-pairs/mm and 11.0 line-pairs/mm. The DQE at 0 line-pairs/mm is measured to be as high as 25.5\% for a broadband incoming spectrum.

Even though these encouraging results, the chip showed several weak points:

- The test pulse could not be used as a calibration tool due to the gain non-linearity of the analog buffers and parasitic coupling.
- The voltage DACs (i.e. the threshold DAC) show a significant non-linearity and temperature dependence.
- The chip radiation hardness was below the intrinsic limit of the CMOS technology used.

In next chapter a full chip redesign is undertaken in order to correct for these chip limitations.
4 REDESIGN OF THE MEDIPIX2 (MPIX2MXR20)

In this chapter the full redesign of the Medipix2 is described. The new chip is called Mpix2MXR20 and has the same physical dimensions as Medipix2. Section 4.1 discusses the motivation for the new design and presents the solutions chosen. Considerable changes have been made in the pixel cell (section 4.2) and in the periphery (section 4.3). The electrical characterisation of pixel and chip is reported in section 4.4. Section 4.5 explores the imaging performance of the new chip.

4.1 MOTIVATION OF THE REDESIGN

The Medipix2 chip demonstrated the feasibility of high granularity direct detection photon counting hybrid pixel detectors. This was possible due to the availability of a well characterized 0.25 µm commercial CMOS technology. Small pixels have the great advantage of having a very small input capacitance making the pixel power budget affordable (i.e. less than 8 µW/pixel). Tiling was also achieved with the Medipix2 quad, as shown in Paper VII, where a sensitive area larger than 8 cm² with more than 256K pixels was completed. Fast readouts and portable systems were developed and successfully tested.

In spite of this success the chip was not fully robust due to some limitations of the design (already mentioned throughout chapter 3). Also some new ideas were generated while testing the Medipix2. The main reasons of the redesign in order of importance were:

- The voltage DACs showed a relatively high temperature dependence and a non-optimal linearity (INL = 8 LSB, see section 3.2.2).
- The analog buffers didn’t have a unitary gain response as shown in section 2.4.1.2 (i.e. it was not possible to do an absolute calibration using injection test pulse).
- The pixel counter was reinitialized when the end of scale was reached (8001 counts). This was a problem if the counter registered value had to be used as an absolute measurement.
- The measured pixel radiation hardness (~10 krad) was at least one order of magnitude lower than expected by the technology used [ANE00].

These were the stronger motivations that lead to a full redesign of the chip but other changes bringing more functionality and robustness to the chip were added. The following list summarizes all the changes made to the Medipix2 chip in the pixel cell and in the periphery.

On the pixel side:

- Improve the radiation hardness by using NMOS enclosed layout transistors in the sensitive nodes.
- Improved threshold dispersion in the front end by adding a local current mirror to generate $I_{krum}/2$
- Simplify the discriminator block while changing the masking gate to the digital side.
- Add an overflow bit

On the periphery side:
- Add an internal reference circuitry (band-gap circuitry).
- Improve the linearity and minimize the temperature dependence of the voltage DACs.
- Upgrade the analog buffers to be unitary gain buffers and minimize coupling.
- Increase the serial readout bandwidth of the system to ~200 MHz.
- Add a 24-bit fused blown register for unique chip identification.
- Larger IO pads to facilitate wafer probing and improve the wire bonding robustness.

The chip is called $\text{Mpix2MXR20}$ and uses the same commercial 0.25μm CMOS technology used by the $\text{Medipix2}$. The pixel pitch, floor plan and chip dimensions of the $\text{Mpix2MXR20}$ are identical than the $\text{Medipix2}$ to avoid redesign of sensor and bump bonding masks. Given that several readout systems existed the chip readout architecture was kept unchanged.

4.2 Pixel Upgrades

Figure 4.1 shows the schematic of the $\text{Mpix2MXR20}$ pixel cell. The pixel analog side (in red) contains a charge sensitive amplifier with and upgraded DC leakage current compensation and a local $I_{krum}$ current mirror, a test capacitance, and two branches of identical discriminators with 3-bit threshold adjustment current DACs. The digital side (in blue) contains the pixel masking inside the Double Discriminator Logic, a 14-bit shift register which doubles as a counter with overflow control and as a shift register, and a 8-bit register.

The pixel architecture concept is very much as the $\text{Medipix2}$ pixel cell (see Figure 2.2). The main functional difference comes from the counter depth and the overflow control logic. The 14-bit shift register in acquisition mode ($\text{Shutter low}$) has a dynamic range up to 11810 counts with an overflow control logic that stops the pixel counter, by acting on the pixel $\text{Shutter}$ signal, if the counter value gets to the end of scale.
The dimensions of the cell are unchanged. Each pixel has 529 transistors and a static analog power consumption comparable to Medipix2 (~8 μW). The layout of the Mpix2MXR20 pixel cell is shown in Figure 4.2.

Figure 4.1. The Mpix2MXR20 pixel cell. On the left the analog side and on the right the digital side.

Figure 4.2. The Mpix2MXR20 pixel cell layout. 1) Preamplifier; 2) High Threshold Discriminator; 3) Low Threshold Discriminator; 4) 8-bit configuration latches; 5) DDL; 6) 14-bit Counter and overflow control. In yellow the passivation opening for bump bonding.
4.2.1 Medipix2MXR20 CSA

The CSA architecture is almost identical as the one described in section 2.3.1.1. The MpixMXR20 upgrades in the CSA are: first to enhance the radiation hardness the CSA and second and second to generate internally the Ikrum/2 current from the Ikrum by means of a local current mirror. This helps to minimize the pixel to pixel output voltage offset. These improvements in the CSA have no impact on its basic electrical performance, therefore, the CSA gain and noise studies realized in section 2.3.1.1 are valid.

4.2.1.1 CSA radiation enhancement

The radiation tolerance achieved by the Medipix2 was lower than expected (see section 3.6). One of the consequences of radiation damage in NMOS transistors is the leakage current increase due to charge trapping in the thick isolation oxide and in the interface states [ANE00]. The CSA feedback architecture uses very low currents (~nA) two bias the feedback loop. Any parasitic leakage current in the Ikrum/2 branch will unbalance the PMOS differential pair and generate a DC output voltage. To harden this sensitive node of the design enclosed layout transistors (ELTs) have been used to eliminate such parasitic leakage currents. The effective W/L of the NMOS ELTs [GIR00] is calculated as 4.72/1.

Figure 4.4 shows the layout of the both designs were the ELTs are clearly visible at the bottom left corner of the Mpix2MXR20 CSA. Measurements of the new CSA at the chip level are shown in Figure 4.3. Under the same experimental conditions as in section 3.6 the radiation tolerance is enhanced a factor ~20.

![Figure 4.3. Threshold shift as seen in the 3-bit low threshold equalization mask. After 200 krad of integrated dose a threshold shift is clearly visible in the irradiated area.](image)
4.2.1.2 Ikrum local mirroring

The Medipix2 used two outputs from the same global DAC to generate Ikrum and Ikrum/2. These two gate voltages were connected to all pixels to generate the local copies of Ikrum and Ikrum/2 respectively. The transistor matching studies (see section 2.3.1.3) for these two current sources supposed that the source (at the output of the DAC) and target transistors (at every pixel) were placed at small distances (10 to 100 µm). In reality they were placed at distance as far as ~15000 µm (for pixels at the top of the matrix) and matching was not well controlled.

In Mpix2MXR20 Ikrum current is copied in a secondary branch and divided by means of a 2:1 NMOS current mirror to the Ikrum/2 branch. As seen in section 4.2.1.1 the NMOS transistors of the feedback loop are radiation hard by design. Several experimental matching studies have revealed that threshold and current factor matching of ELTs don’t have a straight response but curved. This reason is still under investigation [ANE00]. The threshold voltage matching and current factor matching for ELTs can be written as

$$\sigma_{V_{th}}^2 = \frac{A_{V_{th}}^2}{W \cdot L} + \sigma_o$$

$$\sigma_{\beta}^2 = \frac{A_{\beta}^2}{W \cdot L} + \sigma_o$$

(4.1)

Where $\sigma_{V_{th}}=4.3$ mV·µm, $\sigma_o=1$ mV·µm, $\sigma_{\beta}=1.3$ %·µm and $\sigma_o=0.3$ % were found experimentally for the 0.25 µm technology used. The CSA DC output variation can be now precisely calculated as
\[
\sigma_{\text{PREAMP}} = \sqrt{\sigma_{FB}^2 + \left(\frac{2}{3} \cdot \frac{gm_{IK}}{gm_{FB}}\right)^2 \cdot \sigma_{IK2}^2 + \left(\frac{gm_{IK}}{2 \cdot gm_{FB}}\right) \cdot \sigma_{IK}^2} \text{ [V]} \quad (4.2)
\]

Where \( \sigma_{FB} \), \( \sigma_{IK2} \) and \( \sigma_{IK} \) are the total gate voltage mismatches for the PMOS feed-back, the Ikrum/2 current source and the Ikrum current source of the preamplifier respectively (see Figure 2.4). Notice that the contribution from the Ikrum/2 branch is reduced by a factor 2/3 compared to equation 2.14. The total mismatch at the output at the default DAC biasing settings is \( \sigma_{\text{PREAMP}} = 2 \text{ mV rms} \) this is 10% less than in Medipix2 cell.

To better see the effects of the local mirroring at full chip scale a typical threshold equalization mask from a Medipix2 and a Mpix2MXR20 is shown in Figure 4.5. The Mpix2MXR20 equalization mask is much uniform compared to the old chip.

4.2.2 Mpix2MXR20 discriminator

The Medipix2 discriminator performed well. The discriminator architecture is similar to the one shown in Figure 2.15. is the same as in upgrades are in the 3-bit current DAC for threshold adjustment was slightly modified, and the masking NAND gate was moved to the digital side.

The Medipix2 3-bit DAC current sources were designed with different target transistors for each bit. This had an impact in the DAC linearity due to poor transistor matching. In the new design all the current sources are designed with the same target transistor (0.42/16). BO, B1 and B2 use 1, 2 and 4 target transistors in parallel respectively.

The new zero-crossing circuit uses the same scheme as in Medipix2 [TRA92]. The IssetDisc DAC used as gain control stage has been removed since the
benefit in the circuit performance was minimal. The suppression of this DAC simplifies the global routing.

The Medipix2 pixel mask bit was realized at the zero crossing output of each discriminator branch by means of a NAND gate which was powered from the analog power supply. The effect of that gate pulling current when switching (i.e. whenever there was a hit) was that injected switching noise was added to the analog power supply. When many pixels were hit simultaneously (i.e. threshold set close to the noise level) the added switching noise had a feedback effect to other pixels and the full matrix became noisy. In the Mpix2MXR20 the gating of the mask bit is done at the input of the DDL which is powered by the digital supply.

4.2.3 Shift Register and Counter (digital)

The block diagram of the digital side shown in Figure 2.18 is the same for the Mpix2MXR20 digital side. The only changes are in the Shift Register/Counter block (SR/C) and in the PCR register.

4.2.3.1 Mpix2MXR20 SR/C

The Mpix2MXR20 schematic of the shift register and counter block is shown in Figure 4.6. The new pixel adds an extra shift register bit and a 14-input NAND gate. In acquisition mode (Shutter low) the counter has a dynamic range up to 11810 counts. The overflow control logic stops the counter by toggling the internal Shutter to a high state if the counter value is 11111111111110b.

![Figure 4.6. The Mpix2MXR20 SR/C schematic. The global lines are displayed in red.](image)

4.2.3.2 Mpix2MXR20 Pixel Configuration Register (PCR)

The layout of the digital block has been completely rebuilt to add an extra bit in the shift register. The configuration bits have the same functionality as for Medipix2 (see Table 2.3) and Figure 4.7 shows which bits are latched into the PCR.
### 4.3 PERIPHERY UPGRADES

The *Mpix2MXR20* upgrades in the periphery aim to improve the chip temperature dependence, linearity, testability, readout speed and robustness. The new periphery has the same dimensions as in *Medipix2*. The schematic is shown in Figure 4.8 where the dashed blocks have been upgraded or added compared to *Medipix2*.

**Figure 4.8.** The *Mpix2MXR20* periphery floor plan. On blue the periphery blocks and IO lines using the analog power supply, on green the blocks and IO lines using digital power supply and on purple the blocks and IO lines using LVDS power supply. The dashed lines indicate the upgrades or new blocks compared to *Medipix2*.

**4.3.1 *Mpix2MXR20* DACs**

The main design target for the new *Mpix2MXR20* DACs [BAL07] was the improvement of the stability of the DAC output values to temperature and DC power supply variations.

Temperature stability was achieved using an internal band-gap reference circuitry [KUI73] as a bias circuit to obtain a temperature stable voltage \(~1.16\text{V}\).
The output band-gap voltage (Vbg in Figure 4.9) shows measured temperature sensitivity of -0.22 mV/°C and a power supply sensitivity of less than 1 mV/V. This DC voltage is converted into a temperature stable current to be copied in the array of current sources of each DAC, by means of an operational amplifier in a closed loop. A schematic of the circuit to obtain a temperature independent current source is shown in Figure 4.9.

![Figure 4.9. Circuit used to transform the temperature independent voltage (Vbg of 1.16V) into a temperature independent current to bias the DACs (I2 of 40nA).](image)

The current source array has been implemented with $2^{N-1}$ transistors\(^\text{13}\), each delivering the LSB (least significant bit) current, in a binary-weighted current architecture as in Medipix2. In the new design dummy structures are responsible that the DAC current consumption keeps independent of the digital word.

The output stage of each DAC is either a transistor (a PMOS or a NMOS depending of the target current source) for linear current DACs or a polysilicon resistor for linear voltage DACs. There are two 14-bit voltage DACs for precise setting of the threshold and 11 8-bit current and voltage DACs. The 14-bit DACs are made of a high linearity 10-bit DAC (fine) and a 4-bit DAC (coarse) whose current outputs are summed into the same resistor to create the output voltage (see Figure 4.10). Table 4.1 summarizes the Mpix2MXR20 DACs displaying type, number of bits and output range for each one.

\(^\text{13}\) Where N is the DAC’s number of bits.
Table 4.1. MipxMXR20 DACs.

The output voltages of each DAC can be monitored through the output analog pad DACOut or externally forced through the input ExtDAC as in Medipix2. for debugging purposes three internal voltages from the band-gap biasing circuitry that can be monitored through DACOut as shown in Table 4.2.

<table>
<thead>
<tr>
<th>DAC NAME</th>
<th>Type</th>
<th>Bits</th>
<th>DAC CODE</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>I_Precamp</td>
<td>I</td>
<td>8</td>
<td>0111</td>
<td>0-2 μA</td>
</tr>
<tr>
<td>I_Ikrum</td>
<td>I</td>
<td>8</td>
<td>1111</td>
<td>0-40 nA</td>
</tr>
<tr>
<td>V_FBK</td>
<td>V</td>
<td>8</td>
<td>1010</td>
<td>0-2.2 V</td>
</tr>
<tr>
<td>V_GND</td>
<td>V</td>
<td>8</td>
<td>1101</td>
<td>0-2.2 V</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DAC NAME</th>
<th>Type</th>
<th>Bits</th>
<th>DAC CODE</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>I_Disc</td>
<td>I</td>
<td>8</td>
<td>1011</td>
<td>0-1.67 μA</td>
</tr>
<tr>
<td>I_THS</td>
<td>I</td>
<td>8</td>
<td>0001</td>
<td>0-51.8 nA</td>
</tr>
<tr>
<td>V_THL</td>
<td>V</td>
<td>14</td>
<td>0110</td>
<td>0-2.2 V</td>
</tr>
<tr>
<td>V_THH</td>
<td>V</td>
<td>14</td>
<td>1100</td>
<td>0-2.2 V</td>
</tr>
</tbody>
</table>

Table 4.2. Internal nodes which can be monitored from the Band-gap biasing circuitry.

<table>
<thead>
<tr>
<th>Internal Signal</th>
<th>DAC CODE</th>
<th>Expected Value</th>
<th>Signal description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BiasDAC</td>
<td>0000</td>
<td>1.373 V</td>
<td>Voltage to be send to the gates of the</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>transistors in the DAC array</td>
</tr>
<tr>
<td>BiasOutStage</td>
<td>0101</td>
<td>1.28 V</td>
<td>Voltage to bias the high swing output</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>stage of some voltage DACs</td>
</tr>
<tr>
<td>VbgOnChip</td>
<td>1000</td>
<td>1.16 V</td>
<td>Internally generated reference voltage</td>
</tr>
</tbody>
</table>

Table 4.2. Internal nodes which can be monitored from the Band-gap biasing circuitry.

Figure 4.10. A 14-bit voltage DAC layout. On the left: the regular structure of an 8-bit DAC is used to create a 4-bit DAC (coarse) by grounding the less significant bits. On the right: current source array and output stage of the 10-bit DAC.
4.3.2 *Mpix2MXR20* test pulse architecture

The *Medipix2* test pulse could only be used to inject a badly defined input charge at the CSA input because of the gain variation of the analog buffers and the coupling of the calibration test pulse to the neighbouring circuitry. The *Mpix2MXR20* includes unitary gain buffers and a 32-bit register (CTPR) that selects individually the pixel columns to test.

4.3.2.1 Unitary gain analog buffers

The analog buffers are used in several analog blocks of the chip: for the internal calibration test pulse, for the DACOut output, for the ExtDAC input and for the 9 special analog outputs. It is of great importance for global DAC and pixel calibration (linearity, noise and gain) that these buffers have a unitary gain, are fast, and can drive large capacitances.

The new analog buffers follow a Miller amplifier scheme [LAK94] made of a two-stage operational amplifier with a feedback capacitor. Figure 4.11 shows the simulated linearity and gain response of the analog buffer. The buffers show a unitary gain dynamic range of 1.8V and typical fall and rise times below 50 ns. The buffer biasing is controlled by means of two current DACs (I_BuffA and I_BuffB). Each buffer can be switched off by means of a control signal applied to a multiplexer with the biasing lines as inputs.

![Figure 4.11](image_url)

*Figure 4.11. On the left simulated linearity and gain response of the unitary gain buffers. The unitary gain dynamic range extends from ~0.4 to 2.2 V. On the right a simulation of the test pulse at the input and output of the buffer which is loaded with an extracted column equivalent impedance of 3 kΩ and 3 pF. The symmetrical rise and fall time are below 50 ns for an input charge of 400 mV (20 ke-).*
The voltage to charge conversion at the pixel input node can be found as:

\[ Q_{test} = \Delta V_{in}[\text{Volts}] \cdot 50000 \text{ [e\textsuperscript{-}]} \]  

(4.3)

4.3.2.2 Column test pulse register (CTPR)

The Medipix2 calibration voltage test pulse was sent to all the pixels simultaneously regardless of the number of pixels selected to be tested (Test bit active). The capacitance between the test pulse metal line and other neighbouring global lines (i.e. global DACs, power supplies and digital control lines) was quite large inducing a measurable crosstalk between those global lines and the calibration test pulse bus. Therefore, whenever a calibration pulse was sent to the chip the resulting calibration measurements were imprecise (i.e. linearity, gain, noise).

The Mpix2MXR20 includes a 32-bit register (CTPR) to select which columns are tested simultaneously. Every bit selects 8 columns distributed uniformly every 32 columns (i.e. if bit 0 is active then pixel columns 0, 32, 64, 96, 128, 160, 192 and 224 are selected). With this architecture the total coupling capacitance of the test pulse line can be reduced by a factor 32 if only one bit in the CTPR is selected. When all the CTPR bits are active the Mpix2MXR20 has the same behaviour as the Medipix2. The CTPR is loaded simultaneously with the DACs at EoC [143:174].

4.3.3 IO logic upgrade

The Mpix2MXR20 IO logic architecture is very similar to the one in Medipix2. The main differences are:

- Longer row-counter (see Figure 2.34) to cope with the extra bit per pixel. The row-counter in Mpix2MXR20 is 256·14=3584 counts. The total chip memory is 917504 bits (7.1% larger than Medipix2).
- Sequential pixel matrix read out clock (Read_Clk). In Medipix2 the pixel matrix read out clock was generated simultaneously for all the columns generating error readouts due to digital power drops at frequencies higher than 90 MHz. In the new chip the clock sent to each column is offset by one clock pulse from its neighbour thus avoiding to clock all columns simultaneously with the attendant limitations. This new architecture puts less stress on the digital power supply as only one column at a time is active. The implementation of this architecture has required changes in the End-of-Column Logic (EoC) and in the IO Logic.
- Simplified operation modes (see Table 4.3). The Reset Matrix command is eliminated because the matrix can be reset by a dummy parallel or serial readout. At chip Reset the LVDS Drivers are not active, the 24 bit Chip ID is latched into the End-of-Column logic (EoC), the IO control
logic is reset to the initial condition, all DACs are set to the mid-range value and the 32-bit DOUT bus is in HiZ.

- Modified EoC and IO logic to either read the fuses or write CTPR simultaneously.
- The input data (Data_In) to the Mpix2MXR20 is latched at the rising edge of Fclock_In while the output data from the Mpix2MXR20 is set at the falling edge of the chip. The previous chip both input and output data were latched and set at the rising edge of Fclock. In multi-chip daisy chained structures the output clock had to be inverted for correct functioning.

<table>
<thead>
<tr>
<th>M0</th>
<th>M1</th>
<th>Enable_IN</th>
<th>P S</th>
<th>Shutter</th>
<th>Reset</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td>General reset of the chip</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td>1</td>
<td>Acquisition</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Read out the matrix (Serial)</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Read out the matrix (Parallel)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>X</td>
<td>1</td>
<td>1</td>
<td>Write the matrix PCR</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>X</td>
<td>1</td>
<td>Write/Read EoC register</td>
</tr>
</tbody>
</table>

Table 4.3. Mpix2MXR20 operation modes.

### 4.3.4 Fuses

A laser-blown 24-bit register placed in the periphery identifies uniquely each Mpix2MXR20 chip. The 24-bit register contains 12 bits to identify the wafer number, 4 bits for the in-wafer horizontal coordinate (X), 4 bits for the in-wafer vertical coordinate (Y), and 4 dummy bits (see Figure 4.12). After a chip reset (RESET pin is set low) the contents of the 24-bit register are loaded into the EoC(195:218) register and read out with the read EoC register command as indicated in Table 4.3.

![Figure 4.12. Mpix2MXR20 fuses EoC register.](image-url)
4.3.5 Other layout enhancements

For mechanical robustness the $Mpix2MXR20$ bond pads have been enlarged as seen in Figure 4.13. Such a pad geometry provides better mechanical matching between the bond pad and the ultrasonic wedge-bonding tool and permits more aggressive (or repeated) probing.

New alignment marks used during the bump-bonding process are placed at the bottom right and left of the chip.

![Figure 4.13. On the left the Medipix2 bond pads and on the right the Mpix2MXR20 bond pads. New pads are 100 µm longer for wire bonding robustness.](image)

4.4 Electrical Characterization

The $Mpix2MXR20$ electrical characterization have been done at wafer level on the CERN probe station using the Medipix2 probe card the Muros2.1 readout system and an upgraded version of the Medisoft4.1 program.

The $Mpix2MXR20$ 8 inch wafers contain 107 dies. Figure 4.14 shows a typical $Mpix2MXR20$ wafer map following the selection criteria described in Table 3.1. After testing of the first 30 wafers the achieved yield is ~62% if summing the categories A, B, and C.
Figure 4.14. Two typical Mpix2MXR20 wafer maps obtained after selection process. Each Mpix2MXR20 wafer contains 107 dies.

4.4.1 DAC Measurements

The Mpix2MXR20 DACs can be monitored through the DACOut analog output. By scanning the full digital input range the transfer curve for each DAC is found. Figure 4.15 shows the eight 8-bit current DACs transfer curves, Figure 4.16 shows the three 8-bit voltage DACs transfer curves, and Figure 4.17 shows the two 14-bit threshold voltage DACs transfer curves of one chip.

Figure 4.15. Measured Current DACs from chip G6 of wafer XX4ISST (23).
The INL and DNL of one threshold DAC is shown in Figure 4.18. The LSB is measured to be ~413 µV (38.6 e⁻ with a gain ~10.7 mV/ke⁻) as designed, with a measured INL for the full range of the 10-bit DAC below ±2 LSB and DNL below ±1 LSB. Compared to the Medipix2 the INL and DNL are almost 25 times better in the new chip. The dynamic range of the 10-bit fine DAC is ~422 mV this is energy ~45 ke⁻. To obtain a higher linear dynamic range either a full range calibration of the THL and THH DACs is realized, to overcome the mismatch introduced by the coarse 4-bit DAC, or the EXTDAC input is used.
4.4.2 Electrical characterization of the pixel

The *Mpix2MXR20* electrical characterization is realized using the injection test pulse circuitry. In order to get precise results only 8 pixels distributed uniformly in diagonal across the matrix are tested simultaneously to minimize the pixel to pixel crosstalk. Only 1 bit of the CTPR is active to reduce the test pulse coupling to the biasing lines. A fixed test pulse of 100 mV amplitude (~5 ke) is used to characterize the analog pixel behaviour. Scanning the THL DAC over the test pulse and towards the DC noise floor the effective threshold, linearity, gain and noise can be extracted. The THH is set at half the test pulse height while 4000 test pulses are sent for each shutter opening. Figure 4.19 shows an example of such a measurement. The equivalent noise charge (ENC) and the effective threshold can be extracted by using the s-curve method described already in Paper II and Paper X. The gain can be calculated as the distance between the effective threshold and the noise floor. The linearity can be measured by consecutive scans at different injection input charge amplitudes.

The IPreamp and Ikrum DACs have been scanned in order to find the optimum operating conditions of the front-end chain.
Figure 4.19. Pixel characterization using the injection test pulse. The noise, gain, effective threshold and linearity can be extracted for all pixels using this technique.

4.4.2.1 Preamp DAC scan

Using the previous setup the Preamp DAC is scanned over its full range, from 0 (Ipreamp=0µA) up to 255 (Ipreamp=2µA) in 8 different pixels across the matrix. On the left of Figure 4.20 is shown the normalized gain and on the right the measured ENC. The effective gain is computed as the difference from the crossing of THL over the Test pulse to the THL crossing of the noise. The ENC is computed by measuring the slope of the THL crossing the test pulse while assuming an 8 fF injection test capacitance per pixel. The maximum gain and the minimum noise peaks between 140 and 170 which corresponds to preamplifier biasing current between 1.1 and 1.3 µA.

Figure 4.20. On the left: normalized gain variation versus IPreamp DAC. On the right: ENC assuming Ctest 8 fF. Measurements realized over 8 pixels from chip G6 of wafer XX4ISST(23). The ENC measurements show a non continuous curve due to quantization errors.

Figure 4.21 shows the mean and standard variation of the gain for the eight pixels across the matrix. Above Preamp DAC set tot 140 there is a big increase in
the pixel to pixel gain variation due to a top-down power supply voltage drop. This result fits with the static power distribution strategy discussed in section 2.3.3.1.

Given the measured noise, gain and pixel to pixel variation the optimum working point of the Preamp DAC is set to the default value (i.e. $I_{\text{preamp}} = 80h$) which results with a ENC $\sim 110$ e$^-$ and a pixel gain $\sim 10.7$ mV/ke$^-$.

4.4.2.2 Ikrum DAC scan

The Ikrum DAC was scanned over its full range, from 0 (Ikrum = 0nA) up to 255 (Ikrum = 40nA) in 8 different pixels across the matrix. On the left of Figure 4.22 is shown the normalized gain and on the right the ENC of the measured pixels for the studied Ikrum DAC range.

The setting of the Ikrum biasing current determines the front-end gain as already shown in Figure 2.8. The pixel gain and ENC are optimal around $I_{\text{krumDAC}} = 10$ which corresponds to an Ikrum current of $\sim 1.5$ nA. If Ikrum DAC is
below 10 the front end piles up, as shown on the right of Figure 2.9, since the return to zero is slower (>10 µs) than the injection test pulse period for these measurements. As an optimum compromise between gain, noise and count rate (return to baseline) the Ikrum DAC default setting is set to 20 which corresponds to \( = 3 \) nA.

**4.4.2.3 Pixel Linearity**

The linearity is calculated by measuring the difference of the effective threshold and the noise floor for different injection input charges. To minimize the inter pixel coupling only 16 pixels uniformly distributed in diagonal across the matrix from bottom to top were used. The studied range was from 0 to 20 ke\(^{-}\) for both collection polarities. Figure 4.23 shows the measured data with a linear fit. The linearity is better than 99.9% in the studied range. The slope in each polarity mode gives the gain of the front end analog chain. The measured gain slope corresponds to 11.8 mV/ke\(^{-}\) for electron collection and 12.53 mV/ke\(^{-}\) for hole collection. These measurements were done with lower Ikrum current (Ikrum\(_{DAC}\)=10) which explains the higher gain obtained.

\[
y = 11.807x - 4.4624 \\
R^2 = 0.9999 \\
y = -12.532x + 3.5828 \\
R^2 = 0.9995
\]

![Figure 4.23. Test pulse linearity for both polarities with a linear fit in 16 pixels across the matrix.](image)

**4.4.2.4 Long term stability**

The threshold setting stability has been measured by repeating a threshold scan over a 2.5 ke\(^{-}\) equivalent injection test pulse every minute during 28 hours at room temperature for three different pixels. In Figure 4.24 the measured effective charge of three different pixels across the matrix is shown for the entire acquisition interval. The standard deviation during the full measurement time is below 20 e\(^{-}\) which is less than 1% of the injected charge.
4.4.3 Low threshold equalization

Using the noise equalization procedure (see Paper X) the low threshold has been tuned. On Figure 4.25 an example of such equalization is shown with the threshold distributions before equalization with the 3-bit current DAC set to 111 and to 000. The threshold variation when all the bits are set to 000 (3-bit DAC on) is slightly bigger because of a top-down voltage drop at the 3-bit current DAC power supply. The width of the final distribution is exactly 1/7th of the adjustment range, this is, the distance between the 000-distribution and the 111-distribution. The final threshold variation is then:

$$\sigma_{\text{adj}} = \frac{\text{LSB}}{\sqrt{12}}$$

(4.4)

LSB is the 3-bit DAC current Least Significant Bit. The minimum detectable charge for all the pixels of the matrix can be estimated as:

$$\text{MinDetectableQMinDetectable} = 6 \cdot \sqrt{\text{ENC}^2 + \sigma_{\text{dist}}^2}$$

(4.5)

The threshold variation before equalization is ~380 e⁻ rms at code=111 and ~400 e⁻ rms at code=000. Assuming ENC=110 e⁻ rms (see 4.4.2) the minimum detectable charge before equalization is ~2400 e⁻. After equalization the achieved threshold variation is ~95e⁻ rms and the minimum detectable charge is therefore ~900 e⁻.
Figure 4.25. Low threshold equalization using the noise floor for both collection polarities. Before equalization (step traces) the threshold variation is ~400 e- for both polarities. After equalization (solid bar traces) the measured threshold variation is ~95 e- for both polarities. Chip used J2-W15.

Figure 4.26 shows the row average measured threshold before equalization (top with DAC code 111 and bottom with DAC code 000) and after equalization (middle curve). Figure 4.27 shows the linearity of the 3-bit threshold adjustment current DAC. To speed up the equalization process interpolation can be used due to the high DAC linearity.

Figure 4.26. Row average threshold before (top and bottom curves) and after equalization (middle curve) for chip G6-W23.
4.4.4 High threshold equalization

A method to equalize the high threshold eliminating the systematic errors from the injection test pulse is explained in paper VI. It uses the combination of two working modes of the double discriminator logic described in Table 2.2. Using a large enough injection test pulse, the THH is scanned through the already equalized low threshold from a region where there are no counts (window mode but the input charge is higher than the window range) until the THH crosses the THL (single threshold mode).

Using this method the effective energy window for each pixel is expected to be constant since the THH equalization takes as a reference the already calculated effective pixel low threshold. The resulting threshold distribution variations of such procedure are the convolution of the low threshold distribution after equalization with the high threshold distribution. The result is then the quadratic sum of the low and high threshold variation. On the left of Figure 4.28 is shown the result of a high threshold equalization where the adjusted uniform distribution is ~140 e⁻ rms. Knowing the low threshold distribution variation the non-convoluted high threshold distribution can be extracted as:

\[
\sigma_{THH} = \sqrt{\sigma_{measured}^2 - \sigma_{THL}^2}
\] (4.6)

For the example of Figure 4.28 the \(\sigma_{THH} = 103\) e⁻ rms if \(\sigma_{THL} = 95\) e⁻ rms. On the right of Figure 4.28 is shown the comparison of the THH and THL equalization mask for the full chip as the histogram of the pixel code difference between the two masks. More than half of the pixels have the same equalization code for both masks showing that the one source of threshold mismatch is at the preamplifier.
output which is shared for both discriminating branches, but also the local mismatch in each discriminator is also significant as it was seen in the design phase in section 2.3.1.3. This result also shows that a reasonable equalization mask for the THH can be obtained by copying the THL equalization.

The full chip minimum energy window is limited by the threshold dispersion. At a full chip level the best energy window achievable is ~ 900 e⁻. At a pixel level the energy window is only limited by the local matching between both discriminators since the same input node is shared (i.e. the CSA output is DC coupled to the input of both discriminator branches). Furthermore, since the high threshold equalization uses as a reference the pixel low threshold the minimum energy window in each pixel is then the LSB of the 3-bit adjustment DAC. Paper VI reveals a measured minimum window of ~ 390 e⁻ for Medipix2 which corresponds to the LSB of the pixel adjustment DAC.

4.5 **IMAGING WITH THE Mpix2MXR20**

Given that the Mpix2MXR20 has identical pixel size, and sensor material properties the imaging performances (i.e. MTF and DQE) with respect of the Medipix2 are unchanged. Therefore, in this section only the overflow control and an absolute calibration using X-ray sources are presented.

![Figure 4.28](image-url)  
**Figure 4.28.** On the left: high threshold equalization distributions before (step traces) and after (solid bar trace) equalization. On the right the THL and THH equalization mask comparison.

4.5.1 **Mpix2MXR20 overflow control**

One of the new features of the new chip is the overflow control (section 4.2.3.1). Figure 4.29 shows an image taken with a β-source with 60 s exposure
time. As it is shown the pixel counter is stopped if the counter value exceeds 11810 counts.

Figure 4.29. Image taken with a Mpix2MXR20 bonded to a 300 µm Si sensor of a 90Sr β-source with 60 s exposure time. On the left the 2D image on the right the profile image. The pixel counter overflow control is stopped at 11810 counts.

4.5.2 Absolute calibration

An absolute energy calibration of a single Mpix2MXR20 bonded to a high resistivity 300 µm Si sensor has been realized by scanning the threshold DAC over known X-ray sources and recording the effective threshold for each source. The Kα and Kβ fluorescence lines of several materials are excited by a X-ray tube at 50 kV. The materials used with its fluorescence lines are: Cd (23.1 / 26.1 keV), Pd (21.2 / 23.8 keV), In (24.2 / 27.3 keV), and Cu (8.05 / 8.9 keV). Figure 4.30 shows on the left the individual scans for each material and on the right the energy calibration plot obtained with the effective threshold of each fluorescence line. The measured gain slope is ~145 eV or ~40 e- per THL DAC14 which is in agreement with the value reported in section 4.4.1 of ~38.6 e- per THL DAC step. As measured in 4.4.2.3 the linearity is better than 99.9 % in the studied energy range. The minimum detectable charge is ~3.8 keV or ~1050 e- for this setup.

14 In Si the average energy per electron-hole pair at 300° K is 3.61.
The Mpix2MXR20 is a successful redesign of the Medipix2 with improved robustness and stability operation. The most important innovations on the new chip include: improved threshold dispersion, radiation tolerance enhancement, pixel overflow control logic, smaller threshold DAC LSB with improved linearity, unitary gain analog buffers, and 24-bit unique chip identification. Table 4.4 outlines the measured performance of the Medipix2 and Mpix2MXR20.

<table>
<thead>
<tr>
<th></th>
<th>Medipix2</th>
<th>Mpix2MXR20</th>
</tr>
</thead>
<tbody>
<tr>
<td>Measured pixel gain</td>
<td>8.7 mV/keV</td>
<td>10.7 mV/keV</td>
</tr>
<tr>
<td>Measured ENC</td>
<td>~167 e- rms</td>
<td>~110 e- rms</td>
</tr>
<tr>
<td>Radiation Hardness</td>
<td>~10 krad</td>
<td>~200 krad</td>
</tr>
<tr>
<td>Threshold dispersion before equalization</td>
<td>~450 e-</td>
<td>~400 e- rms</td>
</tr>
<tr>
<td>Threshold dispersion after equalization</td>
<td>~120 e-</td>
<td>~95 e- rms</td>
</tr>
<tr>
<td>Minimum detectable charge</td>
<td>~1100 e-</td>
<td>~900 e-</td>
</tr>
<tr>
<td>On-chip threshold DAC step</td>
<td>~1.9 mV or ~218 e-</td>
<td>~413 μV or ~40 e-</td>
</tr>
<tr>
<td>On-chip threshold DAC INL over the full range</td>
<td>&lt;9 LSB (1962 e-)</td>
<td>&lt;2 LSB (80 e-)</td>
</tr>
<tr>
<td>Voltage DACs Temperature dependence</td>
<td>1 mV/°C</td>
<td>60 μV/°C</td>
</tr>
<tr>
<td>Pixel counter depth-Overflow control</td>
<td>8001-No</td>
<td>11810-Yes</td>
</tr>
<tr>
<td>Maximum serial readout clock</td>
<td>~85 MHz</td>
<td>~180 MHz</td>
</tr>
<tr>
<td>Pixel static power consumption</td>
<td>~8 μW</td>
<td>~8 μW</td>
</tr>
</tbody>
</table>

Table 4.4. Comparison performance between the Medipix2 and the Mpix2MXR20
5  **TIMEPIX**

Following the successful results using the Medipix2 and Mpix2MXR20 for the readout of electrons inside gas volumes (section 5.1), a new collaboration was formed to modify the Mpix2MXR20 to provide arrival time information in each pixel with a time resolution of 10 ns. The new chip is called **Timepix**. Sections 5.2 and 5.3 describes the architecture and functional behaviour of the chip. Electrical characterisation results are explained in section 5.4 while first images using gas detectors are shown in section 5.5. Recently the first Timepix bump-bonded to a 300 µm thick high resistivity Si have become available. An absolute calibration using X-ray sources is described in section 5.6.

### 5.1 GASEOUS DETECTORS: PIXEL AS A DIRECT ANODE

The Medipix2 and Mpix2MXR20 chips have shown great potential in different applications requiring single photon counting approach. Successful tests using the chips for the readout of a TPC\textsuperscript{15} prototype for the ILC\textsuperscript{16} showed very promising results when coupled to Gas Electron Multipliers (GEM) or Micromegas gain grids (papers VIII and IX). Although these experiments demonstrated that single primary electrons could be detected, the chip did not provide information on the arrival time of the electron in the sensitive gas volume nor on the quantity of charge deposited.

The Timepix chip is an evolution from the Mpix2MXR20 chip which allows for measurement of arrival time, “time-over-threshold” (TOT) and/or event counting independently in each pixel. An external reference clock (Ref_CLK) is used to generate the clock in each pixel that increments the counter depending in the selected operation mode with a maximum frequency of 100 MHz. The chip has the same dimensions readout architecture and floor plan as the Mpix2MXR20 chip allowing almost full backward compatibility with all the existing Medipix2 readout systems (see section 3.1).

### 5.2 TIMEPIX PIXEL CELL

Figure 5.1 shows the schematic of the Timepix pixel cell. Although the cell clearly resembles the Mpix2MXR20 pixel (see Figure 4.1) it has three main differences:

- There is a single threshold with one 4-bit threshold adjustment DAC.
- Each pixel can be configured independently in three different operation modes (arrival time, TOT and event counting) through the configuration bits P0 and P1.

\textsuperscript{15} TPC stands for Time Projection Chamber

\textsuperscript{16} International Linear Collider. More information in http://www.linearcollider.org
• In acquisition mode (Shutter low) there is a counting clock (Ref_Clk) distributed to the entire pixel matrix which is synchronised with the discriminator output (HIT) in the Timepix Synchronization Logic (TSL).

The pixel is divided into two large blocks: the analog side formed by the CSA, the discriminator (with polarity control pin) and 4 bit threshold adjustment, and the digital side formed by the Timepix Synchronization Logic (TSL), the 14-bit shift register, the overflow control logic, the Ref_Clk pixel buffer and an 8-bit Pixel Configuration Register (PCR). The PCR contains 4 bits for the pixel threshold equalization, 1 bit for Masking (MaskBit), 1 bit for enabling the test pulse input (TestBit) and 2 bits for selecting the pixel operation mode (P0 and P1). The pixel cell area is 55 x 55 μm² and contains ~550 transistors. The static power consumption is ~6.5 µW in the analog side and ~7 µW in the digital side (in acquisition state and Ref_Clk=80 MHz) at VDDA and VDD equals to 2.2 V.

Figure 5.1. The Timepix pixel cell.

5.2.1 Modifications to the analog side of the pixel

Large electric fields are used to drift and amplify primary electrons converted in gas volumes towards the pixel readout anode. Typical fields, between the readout chip and the first layer of amplification, can range from 200 to 7000 V/mm depending on the gas mixture and type of gain grid (see paper VIII). The discharge probability towards the readout chip increases with the electrical field. The total charge collected in each pixel input pad is proportional to the electrical field. Therefore, a strong requirement for the Timepix front-end has been the reduction of chip minimum detectable charge limit. In order to achieve a lower minimum threshold the CSA and the discriminator have been slightly modified with respect to Mpix2MXR20.
5.2.1.1 Changes in the CSA

The pixel CSA includes a cascode in the transconductance amplifier which helps to reduce the total CSA input capacitance due to better isolation of the NMOS input transistors. The biasing of the cascode is controlled by a global 8-bit voltage DAC (Vcas). The addition of the cascode pair has several implications in the behaviour of the CSA:

- The CSA output gain is improved as shown in Figure 5.2. The simulated gain for the same bias settings as the Mpix2MXR20 is ~30%. At the default bias conditions (i.e. \( I_{krum} = 10 \text{ nA} \) and \( I_{preamp} = 1 \mu \text{A} \)) the simulated gain is 14.5 mV/ke-.  
- The linear output voltage dynamic range is reduced compared to MpixMXR20 and Medipix2 chips, due to the gain increase. The simulated dynamic range shown in Figure 5.3 is ~55 ke-.  
- The Signal to Noise Ratio (SNR) is improved due to the increment of the differential pair output resistance and the reduction of the input capacitance. The ENC has been calculated using an analog simulator as explained in section 2.3.1.1. The simulation uses the extracted parasitic capacitances of the full analog front-end. The simulated ENC is shown in Figure 5.4 for different bias conditions. At default settings the predicted ENC is ~70 e- rms.  
- Faster peaking time of the CSA output due to the reduction of the input capacitance as shown already in equation 2.2. Figure 5.5 shows the simulated peaking time at the CSA output compared with the Medipix2 CSA. Faster rise times are important in Timepix in order to minimize the time-walk\(^{17}\) in arrival time mode.

\(^{17}\) The time-walk is defined as the time difference between an input charge which is 1 ke- over threshold to an infinite input charge.
Figure 5.2. *Timepix* simulated CSA output gain versus Ikrum. The addition of the cascode in the differential pair of the preamplifier improves the gain by ~30% in both polarities. The dotted curve corresponds to the *Medipix2* gain shown in Figure 2.8.

\[
y = 0.0178x \\
R^2 = 0.9999
\]

Figure 5.3. Preamplifier voltage output linearity and dynamic range versus input charge.

Figure 5.4. *Timepix* simulated CSA output ENC versus Ikrum and Ipreamp. The dotted curve corresponds to the *Medipix2* ENC for Ipreamp=750nA shown in Figure 2.12.
Table 5.1 summarizes the main characteristics of the CSA. The CSA output mismatch is lower than in the Mpix2MXR20 for the same bias conditions and transistor dimensions due to the CSA gain increase.

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Preamplifier Gain</td>
<td>~14.5 mV/ke- [h+/e-] (see Figure 5.2)</td>
</tr>
<tr>
<td>Peaking time</td>
<td>~100 ns</td>
</tr>
<tr>
<td>Dynamic Range</td>
<td>±55 ke-</td>
</tr>
<tr>
<td>Linearity</td>
<td>&gt;99.9% (Figure 5.3)</td>
</tr>
<tr>
<td>Dead Time</td>
<td>&lt;1 µs if Qin&lt;10 ke-</td>
</tr>
<tr>
<td>Leakage current</td>
<td>Electron collection: -10 to 0 nA/pixel (-330 to 0 µA/cm²)</td>
</tr>
<tr>
<td>compensation</td>
<td>Holes collection: 0 to ~20 nA/pixel (0 to ~660 µA/mm²)</td>
</tr>
<tr>
<td>Output Noise</td>
<td>~70 e- rms</td>
</tr>
<tr>
<td>Output mismatch</td>
<td>~150 e- rms (see equation 4.2)</td>
</tr>
</tbody>
</table>

Table 5.1. Timepix CSA summary table. All values given are simulations and they should be used as a trend.

5.2.1.2 Changes in the discriminator

Figure 5.6 shows a schematic view of the Timepix discriminator. The main building blocks are: a multiplexer stage controlled by the Polarity pin, a OTA amplifier, one 4-bit current DAC for threshold adjustment, a zero crossing circuitry (Zx), and a hysteresis compensation circuitry. The OTA and the zero crossing circuitry are very similar to the ones implemented in Mpix2MXR20 and will not be described again.
The hysteresis circuitry is used to eliminate high frequency pulses at the discriminator output that might upset the following logic. The multiplexer ensures that the Zx works always in the same polarity allowing the hysteresis circuitry to work independently of the sign of the input charge. This is achieved by changing the differential inputs of the OTA appropriately. At the rising edge of the Zx output a switch opens a diode transistor which is controlled by a global 8-bit current DAC (Ihist). When this switch turns on a negative current is added at the Zx input current generating a hysteresis effect. The discriminator hysteresis can be easily turned off by reducing the Ihist current to zero by setting the Ihist DAC to 00h.

With only one discriminator per pixel it has been possible to add a forth equalization bit due to the extra area and power available. The discriminator layout area is 55 µm x 9 µm. The power consumption is ~3.3 µA at VDDA=2.2 V.

5.2.2 Modifications of the digital side of the pixel

The extra area gained by having only one discriminator is used to fit much more complex pixel logic than in the previous chips. The Mpix2MXR20 SR/C block diagram shown in Figure 4.6 is almost the same for Timepix. The same 14-bit counter with a dynamic range of 11810 counts and the overflow control logic are employed. The global Shutter is synchronized with the counting clock (Ref_Clk) by the Timepix Synchronization Logic (TSL) resulting in a glitch-free internal shutter for each pixel.

During acquisition (Shutter low) the Timepix Synchronization Logic (TSL) controls the output of the discriminator (Hit), the operating mode selected (through P0 and P1), the opening and closing of the Shutter, and the counting clock (Ref_Clk) used to increment the 14-bit counter. The pixel operating mode is controlled by bits P0 and P1:

- **Event counting mode** (P0=0 and P1=0): Each event above threshold increments the counter by 1. In this mode the counting pulse, which pulse width is half of the Ref_Clk period, is generated at the beginning of Hit signal. With such design the dead time is only limited by the pulse
shape of the CSA improving the pixel maximum count rate compared to the previous designs (section 2.3.2.1).

- **TOT mode** (P0=1 and P1=0): The counter is incremented continuously as long as the output of the CSA is above threshold. The CSA resistive feedback loop produces a CSA output pulse width which is linear with the input charge, as already shown on the left of Figure 2.9, if the input charge is above ~3 ke\textsuperscript{+}. In this mode the time-over-threshold is counted revealing the charge information of the input charge.

- **Arrival Time mode** (P0=1 and P1=1): The counter is incremented from the moment the discriminator is first activated until the global Shutter signal goes high. The dynamic range of the 14-bit counter limits the time interval that can be measured without saturation. With a 50 MHz clock the maximum time interval each pixel can measure is up to 23.62 \(\mu\)s.

### 5.2.2.1 Timepix synchronization logic (TSL)

Figure 5.7 shows the schematic of the TSL. The output from the discriminator (HIT) is buffered and gated with the pixel Maskbit. The TSL control logic generates two positive output pulses if Shutter is opened: P-Shutter from the first HIT until the closing of the Shutter, and P-HIT for every HIT signal. The P-Shutter signal is used in arrival time mode while the P-HIT signal is used in TOT and event counting modes. These two signals are multiplexed at the input of the TSL core by P1. The TSL core includes two concatenated state machines: the first stage generates the TOT and arrival time output, and the second stage generates the event counting output from the output of the first stage. The TSL core is designed with an asynchronous network with S-R Flip-flops with race-free state assignment. The design requirements for this logic are:

- No glitches to avoid counter upsets.
- Logic only active when a Hit is present in order to reduce the digital power consumption.
- Controlled initialization through common line Conf.
- Minimum area.

The TSL core generates three outputs: one internal shutter which is synchronized with Ref. Clk (SyncShutter), and one output for each state machine (TOT/Time and Medipix) which are multiplexed by P0 to generate the counting clock (ClkCounter). Figure 5.8 shows an analog simulation of the Timepix front-end with the TSL for a pixel programmed in TOT (on the right) and in arrival time mode (on the left).

The buffering and distribution of Ref. Clk is done by means of a minimum-sized transistor placed in the TSL logic (see section 5.2.4). The TSL is realized with 128 minimum-sized transistors. The layout area is 18 \(\mu\)m x 31 \(\mu\)m.
Figure 5.7. The TSL schematic. In red are displayed the global signals applied to all pixels simultaneously and in black the internal lines in each pixel.

Figure 5.8. Simulated output of a pixel configured in arrival time mode (left) and in TOT mode (right).

5.2.2.2 Timepix Pixel Configuration Register (PCR)

The SR/C blocks of Mpix2MXR20 and Timepix are almost identical. The 8 bits for the PCR are tapped from a different flip-flop outputs in the 14-bit shift register as shown in Figure 5.9.

Figure 5.9. Timepix PCR is formed by latching 8 bits of the 14-bit shift register.
5.2.3 Pixel Layout

The Timepix pixel floor plan is very similar to the two previous pixels cells. The Timepix analog side occupies ~7% less area due to the suppression of on discriminator branch compared to Mpix2MXR20. The saved area is used to fit the TSL in the digital side. The pixel layout is shown in Figure 5.10.

The analog power distribution has been recalculated. As seen in 2.3.3.1, the power distribution strategy is focused in splitting the power in the most efficient way in order to minimize gain and threshold mismatch between channels. The increased functionality of the pixel demands a different power distribution strategy. In TOT mode the return to zero (Ikrum DAC) pixel to pixel variation needs better matching to achieve uniform charge measurements across the pixel matrix. In arrival time mode the peaking time matching is important in order to have uniform time-walk (i.e. CSA output rise time) in all pixels. Table 5.2 summarizes the analog power distribution where special layout effort has been added in order to enlarge $V_{dda_{Ikrum}}$ and $V_{ssa_{Preamp}}$ while keeping the rest of the power lines original widths. The larger power drops are located in the differential pair loads of the transconductance amplifiers where the $V_{GS}$ variations do not limit the pixel to pixel performance.

![Figure 5.10. Timepix pixel cell layout: 1) CSA, 2) Discriminator with 4-bit threshold equalization, 3) 8-bit PCR, 4) Ref_Clk buffer and TSL and 5) 14-bit shift register and overflow control.](image-url)
### Table 5.2. Timepix metal widths for the different static analog power supplies.

<table>
<thead>
<tr>
<th>Power line</th>
<th>Nominal Current</th>
<th>Voltage drop [mV]</th>
<th>Metal width [µm]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vdda_Preamp</td>
<td>1 µA</td>
<td>50</td>
<td>2.8 (M4)</td>
</tr>
<tr>
<td>Vssa_Preamp</td>
<td>1 µA</td>
<td>9</td>
<td>14.7 (M5+LM)</td>
</tr>
<tr>
<td>Vdda_Ikrum</td>
<td>15 nA</td>
<td>3.5</td>
<td>0.6 (M4)</td>
</tr>
<tr>
<td>Vssa_Ikrum</td>
<td>15 nA</td>
<td>1</td>
<td>2 (M4)</td>
</tr>
<tr>
<td>Vdda_Disc</td>
<td>1.5 µA</td>
<td>62</td>
<td>3.4 (M4)</td>
</tr>
<tr>
<td>Vssa_Disc</td>
<td>1.5 µA</td>
<td>13.3</td>
<td>16 (M5+LM)</td>
</tr>
<tr>
<td>Vdda_THS</td>
<td>300 nA</td>
<td>4.6</td>
<td>9.22 (M4)</td>
</tr>
<tr>
<td>Vssa_Hyst</td>
<td>200 nA</td>
<td>14</td>
<td>2 (M5)</td>
</tr>
</tbody>
</table>

#### 5.2.4 The reference counting clock (Ref\_Clk)

An externally generated tunable clock reference (Ref\_Clk) is used as counting clock. Ref\_Clk is distributed throughout the pixel matrix in acquisition mode. As shown in Figure 5.7 each pixel includes a minimum-sized inverter to buffer the Ref\_Clk to the next pixel up in the column. With such a strategy the digital power supply shows a static behaviour since the Ref\_Clk phase changes every two pixels and the switching time is retarded by the propagation delay of the inverter (~195 ps). Furthermore, to minimize the digital coupling and to uniformly distribute the digital power, the Ref\_Clk phase is alternated between columns. As shown in Figure 5.11 after the Ref\_Clk is propagated to all the pixels, in ~50 ns, the power supply has a static behavior.

![Digital power distribution simulation](image)

Figure 5.11. Digital power distribution simulation on a column of pixels during Ref\_Clk startup taking into account the parasitic capacitances and stray resistance at Ref\_Clk=100 MHz. Once the Ref\_Clk is fully propagated to all the column (~50 ns) the digital power consumption is quasi-static. This effect reduces the coupling to neighboring analog lines.
The disadvantage of this approach is the increase of digital power consumption in acquisition mode compared with the previous chips. It can be found out that power consumption is proportional to the $f_{\text{Ref\_Clk}}$ frequency:

$$I \cong 2 \cdot f_{\text{Ref\_Clk}} \ [\text{mA}]$$  \hspace{1cm} (5.1)

Where $f_{\text{Ref\_Clk}}$ is the $\text{Ref\_Clk}$ frequency in MHz. With the maximum required $f_{\text{Ref\_Clk}}$ frequency of 100 MHz the expected digital static power consumption in acquisition mode is ~ 440 mW with $V_{\text{DD}}=2.2$ V.

5.3 PERIPHERY DESIGN

The Timepix periphery floor plan resembles to the one shown for $\text{Mpix2MXR20}$ in Figure 4.8. The main two differences between both chips are:

- DACs: The Timepix has eight 8-bit linear current DACs, four 8-bit linear voltage DACs, and one 14-bit linear voltage DAC used for precise setting of the threshold. Table 5.3 lists the Timepix DACs range, type and control code.
- Add $f_{\text{Ref\_Clk}}$: In the previous chips all the LVDS input and output ports where switch off during acquisition (Shutter low) in order to minimize any external noise source. In Timepix the LVDS $F_{\text{clock\_In}}$ and $F_{\text{clock\_Out}}$ ports are used to impose externally a counting clock ($f_{\text{Ref\_Clk}}$) in single chip and in daisy-chained multi-chip structures. This architecture choice allows a high compatibility of Timepix with the already existing Medipix2 readout systems.

<table>
<thead>
<tr>
<th>DAC NAME</th>
<th>Type</th>
<th>Bits</th>
<th>DAC CODE</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>CSA I Preamp</td>
<td>I</td>
<td>8</td>
<td>0111</td>
<td>0-2 $\mu$A</td>
</tr>
<tr>
<td>I Ikrum</td>
<td>I</td>
<td>8</td>
<td>1111</td>
<td>0-140 nA</td>
</tr>
<tr>
<td>$V_{\text{FBK}}$</td>
<td>V</td>
<td>8</td>
<td>1010</td>
<td>0-2.2 V</td>
</tr>
<tr>
<td>$V_{\text{Cas}}$</td>
<td>V</td>
<td>8</td>
<td>1100</td>
<td>0-2.2 V</td>
</tr>
<tr>
<td>$V_{\text{GND}}$</td>
<td>V</td>
<td>8</td>
<td>1101</td>
<td>0-2.2 V</td>
</tr>
<tr>
<td>Discriminator</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I Disc</td>
<td>I</td>
<td>8</td>
<td>1011</td>
<td>0-1.67 $\mu$A</td>
</tr>
<tr>
<td>I THS</td>
<td>I</td>
<td>8</td>
<td>0001</td>
<td>0-40 nA</td>
</tr>
<tr>
<td>I Hyst</td>
<td>I</td>
<td>8</td>
<td>1001</td>
<td>0-200 nA</td>
</tr>
<tr>
<td>$V_{\text{THL}}$</td>
<td>V</td>
<td>14</td>
<td>0110</td>
<td>0-2.2 V</td>
</tr>
<tr>
<td>Analog Driver</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I BuffA</td>
<td>I</td>
<td>8</td>
<td>0011</td>
<td>0-10.2 $\mu$A</td>
</tr>
<tr>
<td>I BuffB</td>
<td>I</td>
<td>8</td>
<td>0100</td>
<td>0-391 $\mu$A</td>
</tr>
<tr>
<td>LVDS Driver</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I $\text{LVDS}_{\text{tx}}$</td>
<td>I</td>
<td>8</td>
<td>0010</td>
<td>0-392 $\mu$A</td>
</tr>
<tr>
<td>$V_{\text{Ref_LVDS}_{\text{tx}}}$</td>
<td>V</td>
<td>8</td>
<td>1110</td>
<td>0-817 mV</td>
</tr>
</tbody>
</table>

Table 5.3. Timepix DACs.
5.4 Electrical Characterization

The Muros2.1 readout board and Pixelman software has been updated to operate the chip with the existing readout systems. The main hardware modification is to provide a clock in acquisition mode (Ref_Clk). The software control panel has been adapted to allow each pixel to be programmed in an independent operation mode.

The first Timepix wafers show similar yield as in Mpix2MXR20 with ~65% of good chips (categories A, B, and C). The die analog test classification process is divided into two: one with all the pixels configured in event counting (as in the previous chips), and a second, with all pixels configured in TOT mode. In TOT mode the measured counts gives an indication of the total charge which is very helpful to quickly analyse any major pixel to pixel gain variation as shown in Figure 5.12.

![Figure 5.12. Analog wafer test for chip D10-W15 (class C chip). 100 pulses are sent in each acquisition. On the left all the pixels are in event counting mode: there is only information of number of dead columns. On the right all the pixels are in TOT mode: It can be seen the two dead columns and the pixel to pixel gain variations.](image)

5.4.1 Optimization of the operating point of the pixel

The operating point optimization has been carried out with a naked chip mounted on a CERN Medipix2 single chipboard connected to a MUROSv2.1 board with the Pixelman software. As with the previous chips the global threshold DAC (THL) is scanned across a fixed injection test pulse generating, in event counting mode, an s-curve. From the measured s-curves the electrical noise and gain is extracted for different biasing settings of Ipreamp and Ikrum DACs.
5.4.1.1 Ipreamp DAC scan

The preamplifier bias current DAC scan is shown in Figure 5.13. The response is not monotonic due to latching errors of some binary codes on certain DAC registers. This problem has been traced to poor power distribution of the DACs registers. These registers are the same as in Mpix2MXR20 where this problem affected other less important DACs. In any case this non-monotonic behaviour doesn’t limit the chip performance since only few binary codes are affected. The pixel SNR is maximized at the maximum setting of Ipreamp with a gain of ~16.5 mV/ke⁻ and ENC of ~100 e⁻.

The same trend is observed in order to optimize the time-walk of the front-end. The time-walk is defined as the response time difference of the discriminator between an input charge which is 1 ke⁻ over threshold and an infinite input charge. In arrival time mode the counter is incremented from the activation of the discriminator until the closing of the global Shutter. As seen in Figure 5.14 (and in Figure 5.13) the gain is maximized for high Ipreamp biasing currents while the time-walk is minimized due to faster CSA output peaking time. The default Preamp DAC setting is set to the binary code FFh (i.e. Ipreamp=2 µA) in those applications where the power dissipation is not an issue. The chip analog power consumption increase compared to the default settings is ~145mW.

![Figure 5.13. Gain (in red) and ENC (in blue) versus Preamp DAC measured in event counting mode. The non-monotonic behavior is due to a digital problem in the DACs registers which affect only certain binary codes in some DACs.](image-url)
Figure 5.14. Measured peaking time variation for three Preamp DAC settings. The measurement is done by setting the matrix in arrival time mode and sending one test pulse of 18.75 ke− while scanning the global threshold. As expected the time-walk and gain maximizes for high preamp currents.

5.4.1.2 **Ikrum DAC scan**

As shown in section 4.4.2.2 the Ikrum biasing current controls the return to zero of the CSA output. The default Ikrum DAC setting for optimal SNR is set to 5 which corresponds to a biasing current of ~3 nA.

Figure 5.15. Gain (in red) and electrical noise (in blue) versus Ikrum biasing current measured in event counting mode.
5.4.2 Electrical characterization of the pixel

The electrical characterisation is reported in paper X. The linearity, electrical noise and gain are extracted using the event counting mode. The TOT linearity and resolution ($\Delta$TOT/TOT) are measured with the chip configured in TOT mode. And the time-walk has been calculated with the chip set in arrival time mode. Threshold equalization for both polarities is also presented. In the same paper is shown the fixed pattern noise in TOT mode produced by pixel to pixel Ikrum mismatch which can be compensated using an appropriate mask. Table 5.4 summarizes the measurements reported in paper X. These measurements are later confirmed in section 5.6 with an absolute calibration using a Timepix bump bonded to a 300 µm Si sensor and X-ray sources.

![Table 5.4. Summary of the electrical characterization reported in paper X.](image)

5.5 FIRST MEASUREMENTS WITH GAS DETECTORS

Recently the Timepix has been successfully used as readout anode for two gas gain grids (triple-GEM and Micromegas). First images for both readout systems are shown in Figure 5.16 in TOT and arrival time modes. Figure 5.17 shows an example of a mixed mode measurement using a triple GEM configuration. The matrix is arranged as a chess pattern, whereby half the pixels are configured in TOT mode and the other half in arrival time mode. After data reconstruction two 2D images are created revealing the charge and arrival time information respectively. With such configuration the time-walk in each pixel can be off-line compensated using the TOT information.
Figure 5.16 On the left: TOT mode measurement of a single cosmic background particle interacting on a gas volume of a triple GEM detector. The maximum number pixel value of 1929 counts corresponds after calibration to ~120 keV. On the right: Arrival time measurement of a cosmic background particle obtained with a Micromegas gas gain grid coupled to the Timepix chip with a time resolution of ~20ns. Both 2D images are made with raw data. The green background on the left image displays pixels with no counts.

Figure 5.17. The full pixel matrix is in mixed-mode: every two pixels one is configured in TOT mode and the other in arrival time mode. After readout two images are generated from the same event using interpolation: On the left a TOT measurement, and on the right the arrival time measurement. Data taken during a test beam in DESY (Hamburg, November 2006). Green background shows pixels with no counts.
5.6 ABSOLUTE CALIBRATION

Recently the first Timepix chips bump bonded to a 300 µm high resistivity Si sensor became available. An absolute energy calibration of a Timepix chip using a $^{109}$Cd and a $^{55}$Fe X-ray sources was realized. The effective energy threshold is calculated by scanning the THL DAC over the main emission lines of both X-ray sources (i.e. 22.1 and 24.9 keV for $^{109}$Cd and 5.9 keV for $^{55}$Fe). The pixel matrix is configured in event counting mode in order to exploit the linear response of the measured effective threshold. As shown in Figure 5.18 the measured slope is linear with a gain of ~87.1 eV or, in electrons, ~24.2 e- per THL DAC step. The measured gain slope matches with the electrical characterization, realized in paper X and summarized in Table 5.4. The minimum detectable charge for the full chip is ~2.7 keV or ~750 e- for this setup which is higher than the value given in Table 5.4 (~650 e-). This can be explained by the increase in the series noise of the CSA due to higher input pixel capacitance after detector bump-bonding as predicted in equation 2.7. Figure 5.19 shows two s-curves belonging to two different pixels, one from a bump-bonded chip and the other from a naked chip. The measured ENC degradation is ~16%. The ENC is ~113 e- rms for the chip bump bonded to the sensor. This raises the theoretical minimum detectable charge (see equation 4.5) to ~710 e-.

![Figure 5.18. Energy calibration of a Timepix bonded to a 300 µm high resistivity Si sensor. $^{109}$Cd (with 22.1 and 24.9 keV emission lines) and $^{55}$Fe (with a main 5.9 keV emission line) X-ray sources are used as energy references. The measured gain slope, on the right figure, is ~87 eV per THL DAC step with a full chip minimum detectable charge of ~2.7 keV.](image)
Figure 5.19. S-curve response of a pixel in the center of the matrix before and after bump-bonding for two different chips but under the same bias conditions. The injected test pulse is 4.7 keV. The ENC is extracted from s-curve slope. After detector bump-bonding the measured ENC is ~16% higher than with a naked chip.

The TOT functionality has been explored with the calibrated chip using a $^{241}$Am radioactive source. The $^{241}$Am source emits $\alpha$ radiation with an energy around 5.5 MeV together with $\gamma$ radiation (i.e. photons) with main energy lines at 13.9 and 59.5 keV. Figure 5.20 shows on the left a full 2D image using a Shutter time of a 100 ms at a threshold of ~3.1 keV (THL=850). Large pixel clusters, with typically ~25 pixels, are the result of the charge deposition by single $\alpha$ particles due to its high energy. The small pixel clusters (1-4 pixels) are the result of the detection of gamma radiation. The 3D image on the bottom right of Figure 5.20 shows the charge information measured with the TOT method. The central pixel in the large clusters has typically ~4000 counts which correspond to a pulse width of ~85 µs at $Ref\_Clk = 47.3$ MHz and Ikrum DAC=5. As each large cluster corresponds to depositions of single $\alpha$ radiation of ~5.5 MeV, the measured charge in the central pixels is then ~2.3 MeV or ~635 keV.
Figure 5.20. On the left is shown TOT raw data for the full chip exposed to a $^{241}$Am radioactive source with 100 ms Shutter time. The large pixel clusters are the result of the charge deposition by single $\alpha$ particles (above 5 MeV). Three $\alpha$ clusters are shown in the 3D plot revealing the energy information. The single hits are due to the $^{241}$Am $\gamma$ radiation (mainly 13.9 and 59.5 keV). The threshold is set ~3.1 keV, and $Ref\_Clk = 47.3$ MHz. The 2D images on the right and on the top left the green color indicates pixels with no counts.

5.7 SUMMARY

The Timepix is a successful modification of the Mpix2MXR20 to provide arrival time information of primary electrons, with a precision up to 10 ns, in Micro-Patterned Gas Detectors (MPGD). Each Timepix pixel can be configured independently in arrival time, TOT or event counting mode. Special emphasis was placed on reducing the minimum detectable charge in order to minimize the discharge probability associated with the high electric fields used in MPGDs. The chip uses an external clock in acquisition mode, which is distributed to the pixel matrix, as a time reference.

First measurements with the chip coupled to gas gain grids show a very good performance of the three available operation modes. Recently an absolute calibration has been realized with a Timepix bump bonded to a 300 µm Si sensor using X-ray sources. The gain, noise and linearity published in paper X are confirmed. After detector bump-bonding, the ENC is slightly degraded to ~113 e$^-$ rms and the full chip minimum detectable charge in event counting mode is measured to be ~2.7 keV or ~750 e$^-$. 
6 FUTURE DEVELOPMENTS IN PIXEL DETECTORS

This chapter describes the limitations of high granularity pixel detectors due to charge sharing. The charge sharing effects on the measured energy spectrum are briefly explained in section 6.1. The Medipix3 collaboration has been set to fund a new prototype chip designed at CERN and manufactured in a commercial 0.13 µm CMOS technology. The chip design and first results are reported in paper XI and only briefly described in section 6.1.1. New ideas for future developments are described in 6.2 and 6.4.

6.1 LIMITATION OF THE ACTUAL CHIP (CHARGE SHARING)

Charge diffusion in segmented semiconductors detectors generates a distortion in the energy spectrum seen by an individual pixel. As the ratio between detector thickness to pixel size increases the effect on the energy spectrum increases ([MIK00], [TLU05], paper V and paper XI). As an example, Figure 6.1 shows the charge collection of a 59.5 keV from a 241Am radioactive source in a 4 pixel cluster. The charge is split between the 4 channels generating a spectrum distortion when using the photon counting approach.

Even in monochromatic X-ray beams where the threshold is set well below the energy peak the pixel to pixel threshold variation creates a fixed pattern noise in an image (Fig.9 in paper V). This fixed pattern noise varies depending on the spectrum of the incoming charge addressed.

6.1.1 The Medipix3 Prototype chip

The Medipix3 collaboration has been formed to develop a new chip with the same pixel size as the Medipix2 series chips to correct the charge sharing by charge summing between neighbouring pixels as already reported at the end of paper I and paper V.
A commercial 0.13 μm CMOS technology with 8-metal layers is used to deal with the high level of pixel interconnectivity and complexity while keeping a small pixel size. To gain experience with this new technology while testing all the new pixel functionality it was decided to design, as a first step, a Medipix3 prototype chip with an 8 x 8 matrix of square pixels of 55 μm². The Medipix3 measures 2 mm x 1 mm and it is shown in Figure 6.2.

Due to the small die size and the short clearance space between the pixel matrix and the bond pads the chip cannot be bonded to a detector. In any case, the chip includes seven buffered injection test pulses to fully test electronically the new pixel architecture. The pixel also includes the to large metal plane use for bump bonding to better characterize the input capacitance of the front-end.

![Figure 6.2. The Medipix3 prototype. The 8 x 8 pixel matrix is at the centre of the chip. The top and bottom bond pads are used for analog power, transistor biasing, and seven injection test pads. The lateral pads are used for digital power and digital communication.](image)

### 6.1.1.1 Medipix3 pixel cell

The Medipix3 pixel schematic is shown in Figure 6.3. The analog pixel side includes: one CSA with the same architecture as the Medipix2 series of chips, an AC coupled semi-gaussian shaper with 8 replica currents proportional to the detected charge, and two cross-over discriminators with 5 bits of threshold adjustment. The replica currents from the shaper are sent to nodes common to a cluster of four pixels before the discriminators. The pixel digital side contains: arbitration logic used to decided the pixel with the biggest charge in a time-over-threshold method, two 15-bit shift registers which are also used as linear feedback shift register counters with a single XOR tap and a dynamic range of 32768 counts, and a 19-bit pixel configuration register.

The pixel can be configured in four different collection modes depending on the pixel pitch and the charge summing strategy as shown in Table 6.1. The readout is configurable to be in Sequential Read-Write (SRW, as in the Medipix2 chips) or in Continuous Read-Write (CRW). In CRW mode one counter is read out while the other is in acquisition mode and vice versa providing a dead-time free readout.
6.1.1.2 Electrical characterization

Table 6.2 summarizes the electrical measurements of the Medipix3 prototype reported in paper XI. The pixel cell performs as expected from simulations. Two undesired effects appeared during testing: first an undesired digital to analog coupling, and second double counting between neighboring channels was measured when the input charge was close to threshold. Both problems have been identified and will be corrected in the new version of the Medipix3 chip which will contain 64K pixels.
6.2 Future developments for Timepix

A high spatial resolution spectroscopic pixel detector with no-dead time and tolerant to radiation might be the ultimate photon counting chip. The Medipix3 is clearly a step forward towards this direction since the energy distortion due to charge sharing in the sensor will be corrected, as explained in section 6.1, and the dead-time due to readout will be eliminated by using a continuous read-write...
architecture. On the other hand, the spectroscopic properties, even though better than Medipix2 and Mpix2MXR20, will be limited to a discrete number of thresholds (5 to 8). The Timepix TOT approach seems more adequate for spectroscopic measurements since the linear dynamic range can be extended to energies above the saturation of the CSA output (i.e. above 200 keV). The present pixel architecture of the Timepix has one main limitation: in case of 2 or more events falling on the same pixel during the same acquisition time the energy information is lost due to pile-up. This could be improved in two ways:

- **By adding a second counter** in each pixel which would register the total number of events (i.e. photon counting approach). The value obtained after each acquisition would then be the detected mean energy per pixel. The added complexity could be easily obtained by adopting the 0.13 µm CMOS process. In the other hand, a TOT counter with larger dynamic range should be included to avoid saturation.

- **By implementing a self-triggering sparse readout architecture** where each detected event is read out or stored locally. This approach is more challenging since a complete new read out architecture has to be developed but with the benefit of a true spectroscopic measure.

### 6.3 The Square Tile

One of the main remaining issues for hybrid pixel detectors is the tiling of large areas without loss of sensitive area. Many chips (i.e., [PIL06], [PAN07], Medipix2 family chips, and others) allocate all the peripheral circuitry (i.e. IO logic, DACs, buffers…) and I/O wire bonding pads in one side of the readout chip. The other three sides of the chip can be as close as 60 µm to the chip edge, as shown in Figure 2.38, allowing tiling by the edges and/or by the top. With such an architecture several 2xN modules have been built [PIL06] and paper VII. In fact all these modules are limited:

- **By the sensor size** which typically have a ~500 µm guard-ring to avoid non-uniform fields around the sensor edges. Large Si sensors have been built minimizing the non-sensitive area ratio but dimensions are limited to the sensor wafer size (i.e. 6 inches). Moreover, large modules have an impact in the final yield as many readout chips are needed to complete the assembly.

- **By the wire bonds.** Wire bonding takes a lot of space. When bonding the clearance between the sensor edge and the tool head should be ~1 mm. Moreover, to achieved a reliable and robust connection, the ratio between the PCB bonding pad to the chip edge and the chip thickness should be a factor 2-3 [MCG06] (i.e. if the chip thickness is 700 µm the PCB bonding pad should be placed between 1.4 and 2.1 mm from the chip edge).
The optimum geometry would be a single square tile without non-sensitive area and with IO connections through the backside of the readout chip. The first step towards active edge silicon sensors have been already done [KEN01] with dead areas between the last active pixel and the sensor edge of ~20 µm. On the readout chip side wafer thinning (< 50 µm) and through-wafer vias with a diameter below 2 µm have been already demonstrated [HEI05]. Besides the IO wire bonds a chip periphery contains circuitry which is needed to operate the chips. Two solutions might be possible:

- To add an interposer layer as a fan-out structure between the readout chip and the sensor material. This technology is being used by the RELAXD project [REL] to cover large areas. The main building block is shown in Figure 6.5. Each tile is equipped with four Mpix2MXR20 chips bonded to a 3 cm x 3 cm edgeless Si sensor. The quad is connected via Ball-Grid-Array technology to a small PCB which incorporates an FPGA allowing 3Gbit/s serial data transmission.

- Using multiple-chip 3D stacking technology. A 3D chip is generally referred to as a chip comprised of two or more layers of active semiconductor devices that have been thinned, bonded, and interconnected to form a monolithic device. Industry is moving towards 3D to improve circuit performance and this technology has been already applied in high-end processors. Pixel detectors can benefit a lot from this technology as more functionality is possible per given area while the peripheral logic can be greatly reduced. Moreover, the processing in each layer can be optimized independently. Figure 6.6 shows a schematic of a possible building block composed of three layers: an edgeless sensor, a pixel matrix and a IO chip.
6.4 SUMMARY

The spectrum distortion due to charge sharing in planar semiconductor detectors have been briefly described. This effect increases as the ratio between the sensor thickness and the pixel pitch increases. The Medipix3 collaboration has recently been formed to design and build a chip with the ability of correcting the charge sharing distortions. A first 8 x 8 pixel matrix prototype has been built with a pixel size of 55 \( \mu \text{m} \times 55 \mu \text{m} \). The charge between neighbour channels is summed and allocated to the pixel in the cluster with largest charge on an event by event basis. The prototype chip has demonstrated the feasibility of this approach. These encouraging results have lead to the design of a full scale 256 x 256 pixel matrix which is currently undergoing. Some new ideas about future developments have also been described.

Figure 6.6. The square tile. Wafer thinning and thorough-wafer vias are built in order to interconnect the sensor material, the pixel matrix chip and the IO chip.
7 SUMMARY OF PUBLICATIONS

Paper I is a summary of the design of the Medipix2 largely covered in Chapter 2. The electrical characterization and equalization of Medipix2 is presented in paper II covering a large fraction of section 3.3. Paper III shows the first published X-ray image with a Medipix2 Si assembly and a comparison with Medipix1. Three papers (IV, V and VI) relate to section 3.5 and concerns X-ray imaging with Medipix2 with different sensor materials. The Medipix2 Quad is used for electron imaging in paper VII. Papers VIII, IX and X relates to the Timepix motivation, design and characterization described in chapter 5. Paper XI covers the Medipix3 prototype design and characterisation described in chapter 6.

7.1 PAPER I

This paper presents the Medipix2 photon counting chip where the author is the main designer. In this publication are briefly summarized the pixel and chip architecture together with some preliminary electrical tests. In the section of the publication it is explained for the first time the idea of inter-pixel communication to cope with charge spread on neighbouring pixels. The author wrote the article which has been cited by other scientific publications more than 91 times.

7.2 PAPER II

Publication II reports in detail the first electrical measurements prior bump bonding to a semiconductor detector done in the full matrix. Figures of noise, gain, linearity and threshold variation (before and after threshold equalization) are reported. The author wrote the article which has been cited by other scientific publications more than 34 times.

7.3 PAPER III

This paper describes the advantages and requirements of an X-ray medical imaging system using single photon counting method. As proposed pixel readout chips the Medipix1 and Medipix2 are compared. The first published X-ray image taken with a Medipix2 chip bonded to a 300 µm Si sensor is shown. The author made that picture using Medisoft software and the Muros2 readout board.

7.4 PAPER IV

This paper presents the first experimental tests of a Medipix2 chip bonded to a CdTe 1mm thick sensor. Different artefacts from the sensor detector material and low bonding yield don’t limit the expected energy range sensitivity. Preliminary measurements and calibration were done by the author.
7.5 **PAPER V**

This paper studies the effects of charge sharing between neighbouring pixels and its consequences in an imaging system as Medipix2. The charge sharing slope depends on the energy of the detected photon. Many of the measurements shown are taken at the European Synchrotron Radiation Facility (ESRF, Grenoble) during a test beam where the author participated.

7.6 **PAPER VI**

The energy window available in Medipix2 is explored in this paper. Images were taken proving the potential for such spectroscopic imaging system. The minimum energy window ~1.4 keV was obtained with a new equalization algorithm developed by the author to overcome the test pulse non-uniformities.

7.7 **PAPER VII**

This paper presents the measurements obtained by the Medipix2 quad for electron imaging. The Medipix2 quad is installed inside an electron microscope to detect electrons at energies between 120 and 300 keV. The author developed the equalization algorithm for multi-chip structures and participated in the installation and commissioning of the full set up.

7.8 **PAPER VIII AND PAPER IX**

These two publications summarize the successful results of a TPC (Time Projection Chamber) prototype for the International Linear Collider (ILC) using the Medipix2 chip as a direct readout anode when coupled to GEM (Gas Electron Multiplier) or Micromegas gain grids. These two publications demonstrate that Medipix2 was able to read the drifted charge from gas converted primary ionizations. These results encourage the redesign of the Mpix2MXR20 in order to provide arrival time information. The author has been responsible for the chip characterization and the debugging of the readout setups.

7.9 **PAPER X**

Publication XI is the description of the Timepix chip where the author is the main designer. In this publication are described the pixel and chip architecture comparing to the Medipix2 chip. Chip electrical characterization is reported with gain, linearity and noise measurements and matrix threshold equalization. The new operation modes (arrival time and time-over-threshold) are also described and measured. The author took place in a test beam in DESY (Hamburg, Germany) where some images are shown in the article. This article was presented in the 11th Vienna Conference on Instrumentation where author received the NIM-A Young Scientific Award for “the development of pixel readout chips for a wide range of instrumentation applications”. The author wrote the article.
7.10 **Paper XI**

Publication X describes the design and characterization of first *Medipix3* prototype which corrects the spectrum distortion due to charge sharing effect in the sensor material. The author was one of the main supervisors and designed the chip periphery.
8 THESIS SUMMARY

Hybrid pixel detectors using the photon counting approach are excellent candidates for the detection of X-rays in applications requiring low noise and/or low count rate. In this thesis three different chips have been described. The small pixel size of 55 µm x 55 µm is the main feature shared by the three designs. This is comparable to the spatial resolution of medical X-ray film. Besides the spatial resolution, small pixels have two main advantages: first, reduced pixel occupancy which improves the maximum count rate per unit area, and second, tiny input pixel capacitances which reduces the power consumption per pixel keeping under control the power per unit area. On the other hand, smaller pixels suffer from larger charge sharing between neighbour channels, small bump-bonding pitch, mixed-mode design concerns due to the close proximity of analog and digital circuitry, and increased matrix readout complexity.

The actions taken for the design of small pixels with low power mixed-mode circuitry have been described in this thesis. The achieved analog power consumption is ~8 µW per pixel in Medipix2 and Mpix2MXR20, and ~6.5 µW per pixel in Timepix. Analog and digital circuitry use independent power supplies while guard-ring structures are implemented to isolate the analog blocks. The on-chip DACs, used in all the chips, give a high degree of configurability and reproducibility. Moreover, Mpix2MXR20 and Timepix include a band-gap reference circuitry which increases the power supply and temperature stability compared to Medipix2. In fact, these two chips can be fully operated by means of only 10 digital lines (i.e. 6 LVDS lines and 4 CMOS lines).

The ability to tile large areas has been a design priority. On the three designs pixels are placed very close, less than 60 µm, to the chip edge. The chips can be daisy chained using the LVDS serial link. With this approach, large sensitive areas of 2 x N chips can be covered. These multi-chips structures can be fully operated using the same readout systems as for the single chip with the penalty of read out time.

Several readout systems have been developed since the Medipix2 chip became available in 2002. Using 100 MHz clock these systems can operate with the chip either through the LVDS serial link, reading out a single chip in less than 10 ms, or through the 32-bit CMOS parallel, reading out a single chip in less than 300 µs.

Many applications have used the chip, since it became available, with different detector types and front-end collection modes (Table 3.3). This demonstrates that the hybrid pixel detector technology is suited for a wide range of applications by choosing the appropriate sensor material while using the same readout chip. One of these applications, the Micro-Patterned Gas Detectors, has been the driving motivation for the design of the Timepix chip.

When coupled to different gas gain grids Timepix can measure the arrival time of single primary electrons detected in a gas volume. Timepix uses an external reference clock, which is distributed simultaneously to all the matrix, as a time
reference to measure the event time of arrival. Special care has been taken during
the design of Timepix to avoid coupling between analog and digital blocks due to
the presence of an external clock during acquisition. Measurements have shown no
coupling even at very low thresholds validating the proposed architecture.
Moreover, as the discriminator output pulse width is linear with respect to the input
charge, a time-over-threshold (TOT) mode has been implemented. This mode
reveals spectroscopic information in each pixel. In very low rate applications the
spectral distortion produced by the charge sharing can be corrected using the TOT
mode off-line. As shown in Figure 5.20, the TOT mode can be used to correct the
arrival time, due to time-walk, of events with large charge spreading by
configuring the pixel matrix appropriately.

As a final summary Table 8.1 shows a complete performance comparison of
the three pixel chips described in this work.

<table>
<thead>
<tr>
<th>Medipix2</th>
<th>Mpix2MXR20</th>
<th>Timepix</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMOS Technology</td>
<td>0.25 µm 6-metal</td>
<td>0.25 µm 6-metal</td>
</tr>
<tr>
<td>Square pixel size</td>
<td>55 µm</td>
<td>55 µm</td>
</tr>
<tr>
<td>Transistors per pixel</td>
<td>~500</td>
<td>~530</td>
</tr>
<tr>
<td>Pixel matrix</td>
<td>256 x 256</td>
<td>256 x 256</td>
</tr>
<tr>
<td>Pixel analog power</td>
<td>8 µW @ 2.2 V</td>
<td>6.5 µW @ 2.2 V</td>
</tr>
<tr>
<td>Measured pixel gain</td>
<td>8.7 mV/ke-</td>
<td>10.7 mV/ke-</td>
</tr>
<tr>
<td>Collection polarity</td>
<td>e- and h+</td>
<td>e- and h+</td>
</tr>
<tr>
<td>Peaking time</td>
<td>~170 ns</td>
<td>~150 ns</td>
</tr>
<tr>
<td>Return to baseline</td>
<td>&lt;1 µs for Qin ≤ 10 ke-</td>
<td>&lt;1 µs for Qin ≤ 10 ke-</td>
</tr>
<tr>
<td>Dynamic range</td>
<td>up to ±85 ke-</td>
<td>up to ±55 ke-</td>
</tr>
<tr>
<td>Linearity</td>
<td>&gt;99.9 %</td>
<td>&gt;99.9 %</td>
</tr>
<tr>
<td>ENC</td>
<td>160 e- rms</td>
<td>110 e- rms</td>
</tr>
<tr>
<td>Number of Thresholds</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>Equalization bits</td>
<td>3 (THL) + 3 (THH)</td>
<td>4</td>
</tr>
<tr>
<td>Threshold dispersion (non-adjusted)</td>
<td>450 e- rms</td>
<td>400 e- rms</td>
</tr>
<tr>
<td>Threshold dispersion (adjusted)</td>
<td>120 e- rms</td>
<td>95 e- rms</td>
</tr>
<tr>
<td>Minimum detectable charge</td>
<td>~1100 e-</td>
<td>~900 e-</td>
</tr>
<tr>
<td>Window discrimination</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>Counter depth</td>
<td>8001</td>
<td>11810</td>
</tr>
<tr>
<td>Overflow control</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>Pixel operating modes</td>
<td>PC</td>
<td>AT, TOT or PC</td>
</tr>
<tr>
<td>On-chip band-gap</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>On-chip DACs</td>
<td>7 8-bit [I]</td>
<td>8 8-bit [I]</td>
</tr>
<tr>
<td></td>
<td>8 8-bit [V]</td>
<td>3 8-bit [V]</td>
</tr>
<tr>
<td></td>
<td>2 14-bit [V]</td>
<td>1 14-bit [V]</td>
</tr>
<tr>
<td>Readout board</td>
<td>Muros2.x and MedipixUSB</td>
<td>Muros2.1</td>
</tr>
<tr>
<td>Readout Program</td>
<td>Medisoft and Pixelman</td>
<td>Pixelman</td>
</tr>
<tr>
<td>Readout Time</td>
<td>Serially (LVDS) &lt;10 ms at 100 MHz</td>
<td>Parallel (32-bit CMOS) &lt;300 µs at 100 MHz</td>
</tr>
</tbody>
</table>

Table 8.1. Comparison performance of the 3 pixel chips discussed in the thesis. PC (Photon Counting), AT
(Arrival Time) and TOT (Time-Over-Threshold).
9 REFERENCES


[MCG06] Personal communication with Ian McGill. DSF-Bond Lab at CERN.


[Pan] PANalytical B.V., Lelyweg 1, 7602 EA ALMELO (The Netherlands) http://www.panalytical.com/


[Rel] RELAXD : high-RESolution Large-Area X-ray Detector http://www.nikhef.nl/pub/experiments/medipix/relaxd.html


[Rti] RTI International, Research Triangle Park, NC 27709-2194, US.


[VTT] VTT Electronics, P.O.Box 1101, FIN-02044 VTT, Finland.


PAPER I

*Medipix2*, a 64k pixel readout chip with 55μm square elements working in single photon counting mode
X. Ilopard, M. Campbell, R. Dinapoli, D. San Segundo, and E. Pennigotti

Abstract—The Medipix2 chip is a pixel sensor readout chip consisting of 256 × 256 identical elements, each working in single photon counting mode for positive or negative input charge signals. Each pixel cell contains around 500 transistors and occupies a total surface area of 55 μm × 55 μm. A 20-μm wide orthogonal opening connects the detector and the preamplifier input via bump bonding. The preamplifier feedback provides compensation for detector leakage current on a pixel by pixel basis. Two identical pulse height discriminators are used to create a pulse if the preamplifier output falls within a defined energy window. These digital pulses are then counted with a 13.3 h pseudorandom counter. The counter logic, based in a shift register, also behaves as the input-output register for the pixel. Each cell also has an 8-b configuration register which allows masking, test-enabling, and 3-b individual threshold adjust for each discriminator. An on-chip comparator is used to read out either serially or in parallel. The chip is designed and manufactured in a 6-metal 0.25-μm CMOS technology. First measurements show an electronic pixel noise of 140 e− root mean square (rms) and an unadapted threshold variation around 360 e− rms.

Index Terms—CMOS, Medipix, photon counting, pixel, X-rays.

I. INTRODUCTION

ADVANCES in CMOS technology open up new possibilities in particle detection and imaging. In recent years particle physics experiments have been transformed by the introduction of application-specific integrated circuits (ASICs) particularly for tracking detectors. Pixel detectors have become key components in tracking systems especially in high multiplicity environments where excellent spatial resolution is combined with extremely high signal-to-noise ratios allowing physicists to find traces of rare particle tracks in very complicated events [1]. At the same time investigating have been continuing into the adaptation of this technology to X-ray imaging applications. In particular, this technology enables the counting of particles which are deposited in each pixel. A first large prototype chip, the photon counting chip (PCC or Medipix1) [2], has been successfully developed and measured. This chip demonstrated that the photon counting approach provides images with excellent dynamic range which are practically free of noise from electronic noise [3], [4]. The performance of the system was limited mainly by the size of the pixel (170 μm × 170 μm) which was determined by the component density of the 1-μm CMOS process used.

Encouraged by these results we decided to make a new version of the chip in a 0.25-μm CMOS technology. Each pixel measures only 55 μm by 55 μm and contains around 500 transistors. This reduction in pixel dimension is possible because of the tiny dimensions of the individual transistors as well as the high number of metal interconnect layers. The new system provides a spatial resolution comparable to that achieved by much simpler integrating readout systems while keeping excellent signal-to-noise and dynamic range, inherent properties of the photon counting method. Moreover, some new features could be included in the pixel cell: leakage current compensation on a pixel by pixel basis, sensitivity to carriers of both types and an energy windowed discriminator.

The architecture and functional behavior of Medipix2 chip are described in this paper. First, preliminary measurements are presented. Some new ideas for future pixel detectors are explained at the end of this paper.

II. CHIP DESCRIPTION

The Medipix2 chip has been designed to minimize the dead area between chips covering large areas when butting several chips together. This is achieved placing the periphery at the bottom of the chip, and minimizing the periphery area in the other three edges to less than 50 μm. Fig. 1 shows the Medipix2 floor plan organization. The sensitive area (top box) is arranged as a matrix of 256 × 256 pixels of 55 × 55 μm² resulting in a detection area of 1.98 cm² which represents 87% of the entire chip area. The periphery (bottom box) contains 13 8-b DACs and the input-output (IC) control logic. There are five latches of a 1/0 wire bonding pads which can be used to make a daisy chain of chips. In a multichip detector there would be no dead area between neighboring chips except two 200-μm wide pixel rows and columns.

Both the analog and digital circuitry have been designed to operate with independent 2.2-V power supplies with a total analog power consumption of about 500 mW. The chip contains around 33 million transistors.
A. Pixel Cell

When a charged particle interacts in the detector material it deposits a charge which drifts toward the collection electrode. This charge is then amplified and compared with two different thresholds that form an energy window. If the detected charge falls inside this energy window the digital counter is incremented.

The pixel has two working modes depending on the CMOS input. When the shutter signal is low the pixel is in acquisition mode. In this case, the output of the double discrimination logic (see Section II-A.3) is used as the clock of the counter [5]. When the shutter is high an external clock is used to shift the data from pixel to pixel (see Section II-A.3). Each pixel has eight independent configuration bits. Six of them are used for the fine threshold adjustment (3 b for each discriminator), one for masking noisy pixels, and one to enable the input charge test through the input-on-pixel capacitance. Fig. 2 shows the schematic of the Medipix2 pixel cell. The analog side contains a charge preamplifier with leakage current compensation, a test capacitance, and two branches of identical discriminators. The digital side contains the double discriminator logic (DDL) and the 13-b shift register. The dimensions of the cell are 55 \times 55 \mu m^2. Each pixel has 504 transistors and a static power consumption of \sim 8 \mu W. The hexagonal bump bond opening, placed on top of the analog side, has a diameter of 20 \mu m. In Fig. 3 the layout of the pixel cell is shown where the most important blocks are confined in a box.

1) The Charge Preamplifier: The preamplifier follows the scheme proposed by Krummenacher [6] based on a differential CMOS amplifier as shown in Fig. 4. A differential input amplifier was chosen for better rejection of substrate and power supply noises.
This configuration provides a constant current fast return to zero through the transistors M1a and M1b controlled by the 1kHz current digital-to-analog converter (DAC). The M2 transistor compensates the detector dc leakage current. Positive leakage currents (hole collection) smaller than 1kHz and negative (electron collection) smaller than 1kHz can be compensated in each pixel. Another voltage DAC controls the Vthb node. This node sets the dc output voltage optimizing the dynamic range depending whether holes or electrons are being collected. The polarity of collection is selected using the Polarity input pad at the DAC level. The change of this voltage affects the overall gain of the preamplifier due to the change in the biasing point, resulting in slightly different gains for the two collection modes.

2) The Discriminator: The output of the preamplifier feeds two identical discriminators which have a linear behavior up to 80 keV. These two branches are independent and the discrimination energy can be set differently depending on the application. The difference between the two energy levels (W) = (Vthhigh - Vthlow) defines the energy window (Wth) into which the incoming particle energy has to fall in order to increment the counter. This window discrimination is performed by the DDL.

If the Vthhigh is set to be smaller than Vthlow, the DDL works in single discrimination mode and the counter is incremented when the incoming particle energy exceeds the Vthlow threshold.

In Fig. 5, only one discriminator branch is shown. Each branch includes a differential amplifier configured to work as an operational transimpedance amplifier (OTA), three independent selectable current sources to minimize the spread of the threshold distribution from pixel to pixel, and a current discriminator. The output can be masked in case of malfunction or excessive noise.

3) The Shift Register: The shift register has two modes depending on the state of the shutter signal. When the shutter is low the shift register works as a pseudorandom counter of 13 b with a dynamic range of 8001 counts. Every pulse coming from the discriminator logic increments by one the counter value. When the shutter is high an external clock can be used to shift the data from pixel to pixel. This mode is used both for setting the 8 configuration bits and for reading the 13-b counter information.

4) The Periphery: The periphery contains:
   - 13 b DAs [7] which set the different bias voltages in the chip.
   - A 256 b/fast shift register (FSR) used to write in or readout the sensitive area;
   - 127 I/O pads;

   • LVDS drivers and receivers;
   • I/O logic that controls the chip.

When the matrix is accessed to perform any I/O operation the data is organized in 256 columns of 256 b. Therefore, each chip has 851 968 b to be read or written for any matrix I/O operation. The Medipix2 uses a high-speed low voltage differential signaling (LVDS) [8] logic for configuration and readout of the chip in serial mode. Also, a parallel 32-b single-ended CMOS bus is present for applications requiring even higher frame rates.

The readout can be performed serially by using the LVDS output drivers or in parallel by means of the 32-b CMOS bus. The setting of the configuration register in the entire matrix and of the 13 b DACs is always done serially through the LVDS receivers. Using a clock of 100 MHz the entire matrix is readout in less than 9 ms through the serial port, while using the parallel option the readout is done in 266 μs.

III. Measurements

Preliminary measurements were performed using an Integrated Measurement System’s abstract test suite digital IC tester. All of the logic at the chip periphery (see Fig. 1) performed without error at 100 MHz, which is the highest clocking frequency available on the IC tester. The setting of the DACs, the FSR, the peripheral control logic, the 32-b CMOS bus, and the LVDS drivers and receivers performed without errors.

A first characterization of the pixel front-end has been achieved by applying a test pulse to the on-pixel injection capacitance of several pixels. Output pads from a 3 × 3 pixel cluster of the active matrix have been provided to allow direct testing. Each of the preamplifier outputs of these test pixels and one digital output resulting from OR-gating the nine-discriminator outputs are accessible via output pads in the chip. An example of these test outputs is seen in Fig. 6. Using these test pads and reading the pixel counter information the pixel cell can be characterized.

Table I summarizes these measurements. All the sub-blocks of the pixel cell perform as in simulation.

Depending on the collection type different bias conditions of the amplifier are used achieving different results in gain and linearity. For deposited charges smaller than 50 keV a maximum count rate of 1 MHz per pixel is obtained without pile-up following the specifications.

The electronic noise is measured using the s-curve method [9] because of the poor precision in the measurement of the pream-
The amplifier noise at its output. This method gives information of the noise in all the front-end chain. Having a fixed threshold an input charge is swept from no counter counts (under threshold) to 100% hits, creating an s-shaped curve. The effective threshold is at 50% of this s-curve. The charge difference between the 97.75% and 2.25% of the s-curve is four times the RMS noise of the front-end assuming Gaussian distributed noise. Having a double discriminator system, an electronic noise for each branch can be given. One is generated when the injected charge crosses the 1st low threshold (σₜ₁), and the second when crossing the 1st high threshold (σₜ₂). The threshold dispersion in one row is also shown for both threshold crossings (σᵣ₁, σᵣ₂). The threshold dispersion between pixels can be later corrected adjusting the 3-threshold fine-tuning present in each discriminator branch.

A radiation hardness measurement of Medipix2 has been made using a dedicated machine (Seifert RT149). The target material used in the tube was tungsten and the X-ray energy peaked at 10 keV. Doses of 3.9 krad min up to 150 krad and 3.00 krad min from 150 to 500 krad were applied to the chip. An increase of the analog power supply current was observed from 200 to 260 mA, while a knee at around 200 krad was observed in the digital power supply, which feeds more than the 90% of the chip transistors. The chip worked properly up to 300 krad but with an overall increase of the power supply currents. After an irradiation of 500 krad the chip was annealed (one week at 100 °C) and it recovered to preirradiated values.

IV. FUTURE DEVELOPMENTS

When using the photon counting method with very small pixel cells (less than about 106 μm side), the phenomenon of charge sharing has to be addressed [10]. The photon interaction with the detecting medium convoluted with diffusion gives rise to an extended cloud of charge, whose lateral dimension might reach a size comparable to the pixel pitch. The study of energy deposition in segmented sensors and the signal formation in pixel detectors with different geometries will be the subject of numerous future studies.

At this point a short description of some aspects can be given already. We describe two different approaches to reduce or cancel the effects of charge sharing, one at the detector level and the other one at the electronics level.

A. Proposed detector solution

In a 3 × 3 square pixel matrix the distance between the central pixel and the orthogonal pixels is shorter than to the diagonal pixels. Using hexagonal pixels, as shown in Fig. 7, one can create an homogeneous environment for each pixel, with six equivalent neighbors. By doing this, the distance between neighboring pixels is constant in all directions achieving a much better spatial uniformity than square pixels.

This homogeneity in the sensor can only be achieved at the cost of more complexity in the readout. In order to physically match the hexagonal detector with the electronics, the pixel cells at the electronics level must be rectangular, as shown in Fig. 7. Moreover from column to column they have to be shifted up or down half a cell.

B. Proposed Electronic Solution

Charge sharing is related to the comparator threshold at the electronics level: as soon as the charge collected on one pixel falls below the threshold the hit will be ignored. Thus, in practice, the threshold would have to be set low enough to still increment the pixel’s counter with the bigger fraction of collected charge without counting the event more than once. Consequently one would lose one advantage of a very precise threshold setting close to the incident photon energy. The other possibility of simply accepting the lower detection efficiency would imply an increased dose to patients and is, therefore, undesirable for medical applications. Assuming that the charge sharing effect only happens between adjacent pixels, a charge sharing control system can be built using the information coming from the six surrounding pixels and comparing it with the central pixel creating a seven-pixel cluster cell, as shown in Fig. 7.

In the proposed scheme of Fig. 8 the pixels in the cluster share the information of their discriminator output pulse (DiscOut). A voltage level discriminator generates this pulse with a threshold level set to a fixed value in the entire pixel matrix, slightly higher than the amplifier electronic noise (typically three times
higher). The discriminator output pulse length is proportional to the charge of the detected particle in this case. Two items of useful information can be obtained from the local pulse and the six neighboring pixels pulses. First, if the local pulse length is longer than any of the other six neighboring pixel pulses, then the local pixel collected the biggest share of charge generated by the incoming detected particle. This gives information of the position where the particle converted with an error smaller than $2A/\sqrt{3}$ with respect to the pixel centroid (where $A$ is the apothem of the hexagonal pixel). Second, adding up all the discriminator pulses, one can get the total deposited charge in this seven-pixel cluster, which is compared with a global threshold level (global threshold level 2) in order to count only the photons with energies higher than the fixed threshold. These two last conditions must then be asserted at the same time to increment the counter.

This proposed system has to face two major constraints. First, the design and layout of a multipixel structure with connections between them, which must be contained in a very small pixel size (between 40-60 μm side), is very difficult to achieve with our actual design technology (0.25-μm minimum gate length and 6-metal layers). This can be overcome by moving to newer commercial CMOS deep submicron technologies with smaller gate length and more interconnection metal layers. The second constraint is the design of very low noise amplifier and discriminator cells, in order to minimize the threshold spread distribution and mismatch between adjacent channels.

V. CONCLUSION

The Medipix2 chip has been designed using a commercial deep-submicron technology building a pixel cell of 55 μm x 55 μm.

First measurements show an electronic pixel noise of 140 e⁻ rms and an unadjusted threshold variation around 360 e⁻ rms. A final design of a dedicated Medipix2 readout system is in its last production stages. Once this readout system is finished, more precise and complete measurements about threshold calibration and variation will be done in order to provide a full calibration of the chip.

ACKNOWLEDGMENT

The authors would like to thank all members of the Medipix Collaboration for their support and encouragement.

REFERENCES

PAPER II

First test measurements of a 64k pixel readout chip working in single photon counting mode
First test measurements of a 64k pixel readout chip working in single photon counting mode

X. Llopard*, M. Campbell

CERN, 23 1211 Geneva, Switzerland

Abstract

The Medipix2 chip is a pixel detector readout chip consisting of 256 \times 256 identical elements, each working in single photon counting mode for positive or negative input charge signals. The chip is designed and manufactured in a six-metal 0.25\,\mu m CMOS technology. This paper describes several electrical measurements which have been carried out on the chip prior to detector bump bonding using a dedicated readout system. Threshold linearity and variation has been measured for both electron and hole collection. The noise is \approx 100e^{-}\text{RMS} and the threshold can be adjusted to \approx 120e^{-}\text{RMS} for both polarities. The minimum operating threshold is \approx 100e^{-}.

PACS: 07.50.Qc; 07.85.Fc; 85.60.Gz; 87.85.Mj; 87.59.--e

Keywords: Photon counting; Pixel; CMOS; X-rays; Medipix

1. Introduction

There is growing interest in the application of hybrid pixel detector technology to fields outside of elementary particle physics. In response to this interest a number of developments are taking place which are well summarized in Ref. [1]. One of the most ambitious of these developments is the Medipix2 chip [2] which has been supported by a large multi-national collaboration [3]. In this paper we report on first detailed measurements of the electrical behaviour of the chip. In particular, measurements of the noise, threshold variation and minimum threshold are presented.

*Corresponding author.
E-mail address: xavier.llopard@cern.ch (X. Llopard).

2. Brief review of the chip architecture

The Medipix2 chip is composed mainly of an active area of 256 \times 256 pixels. Each pixel measures 55 \times 55\,\mu m^2 resulting in a total sensitive detection area of 1.98\,cm^2 representing 87% of the entire chip area. The periphery includes the IO control logic, 13 8-bit DACs and 127 IO wire-bonding pads. The periphery is placed at one side of the chip allowing for three-side buttability. Most of the wire-bonding pads are arranged in a single row but there are also five lateral IO wire-bonding pads which can be used to make a daisy chain between neighbouring chips. In a multi-chip configuration, an example of which is shown in Fig. 1, there would be no dead area between neighbouring chips but there is a slight loss in spatial resolution as two 165-\mu m-wide pixel rows

0168-9002/03/$ see front matter \copyright 2003 Elsevier B.V. All rights reserved.
doi:10.1016/S0168-9002(03)01565-I

151
and columns are used to cover the unavoidable gaps between the chips.

Both the analog and digital circuits have been designed to operate with independent 2.2 V power supplies with a total analog power consumption of \( \sim 500 \text{mW} \). The digital power consumption varies as a function of the readout frequency and peaks during the readout phase. Using an 80 MHz clock the peak digital consumption is \( \sim 100 \text{mW} \). The chip contains around 33 million transistors.

3.1 Pixel cell

The pixel cell works in photon counting mode. When a charged particle interacts in the detector material it deposits a charge which drifts towards the collection electrode. This charge is then amplified and compared with two different thresholds that form an energy window. If the detected charge falls inside this energy window a 13-bit digital counter is incremented. If the high threshold is set below the level of the low threshold all hits above the low threshold are counted. Fig. 2 shows the schematic of the Medipix2 pixel cell.

The pixel has two working modes depending on the state of the CMOS input signal Shutter. When the Shutter signal is low the pixel is in acquisition mode. In this case, the output of the double discrimination logic is used as the clock of the counter as described above. When the Shutter is high an external clock is used to shift the data from pixel to pixel.

Each pixel has eight independent configuration bits. Six of them are used for the fine threshold adjustment (three bits for each discriminator), one for pixel masking and one to enable the input charge test through the 8Fp on-pixel capacitance. Each pixel has 584 transistors and a static power consumption of \( \sim 8 \mu \text{W} \). Particular care has been taken in the design in order to minimize any systematic deviations in the behaviour of the cells as a consequence of effects such as top-down power supply voltage drops.

2.2 The periphery

When the matrix is accessed to perform any IO operation the data are organized in 256 columns of \( 256 \times 13 \text{ bits} \). Therefore, each chip has 531068 bits to be read or written for any matrix IO operation. The Medipix2 uses a high-speed low-voltage differential signaling (LVDS [4]) logic for configuration and serial readout. Readout can also be carried out using a parallel 32-bit single-ended CMOS bus for applications requiring even higher frame rates. The setting of the configuration registers in the matrix and of the 13 5-bit DACs is always done serially through the LVDS receivers. Using a clock of 100 MHz the matrix is readout in less than 3 ms through the serial port, while using the parallel option the readout is done in 262 \( \mu \text{s} \).

3. Electrical measurements on the matrix

In order to characterize the electrical behaviour of the chip prior to detector bump bonding, precise and complete measurements for both electron and hole collection have been carried out.

To perform these different measurements a dedicated readout system was used. The readout chain consists of a PCI/PCI3 standard acquisition card sitting in a PC connected through a 68-pin
cable to an interface card called Muros2 [5]. This card generates the various digital signals and analog voltages needed to operate the chip and acts as an interface between the chip and the PC. The Medipix2 chip is glued to a custom-designed chipboard and is in turn connected through a 64-pin VHDCI\(^{1}\) cable to the Muros2 card. The full readout chain is controlled with specially designed software running under LabWindows [6] called Medisoft [7,8].

\(^{1}\)VHDCI stands for Very High Digital Cable Interconnect.
An Agilent 81110A GPiB\(^2\) controlled pulser generator was used to provide the precise electrical input pulse necessary to measure the performance of the pixels.

In order to estimate the injected charge in each pixel two parameters have been extracted from simulations. Firstly, the injection capacitance would not be calibrated, but only estimated from the data on layer-to-layer capacitance provided by the chip manufacturer. And secondly, the analog buffers used to transmit the external test pulse to each column have a certain attenuation that could not be measured but only estimated from HSPICE simulations. All numbers given in electrons (e\(^-\)) are based on these both estimates, which may cause some systematic deviations.

To extract the effective low and high thresholds as well as the electronic noise from each pixel the flat-curve method was used. Setting the low and high thresholds to a fixed value (usually through two internal 8-bit DACs) 1000 pulses were applied to each pixel and the counter value read out. The test input charge is gradually increased from no counter counts (under threshold) to 100% hits (inside energy window) and, for bigger input charges, to no counter counts (over threshold), see Fig. 3. The effective low threshold is at 50% of the rising edge of this flat-curve while the effective high threshold is at 50% of the falling edge. The charge difference between 97.7% and the 2.3% in both slopes is four times the RMS noise of the front-end seen for each discrimination branch assuming Gaussian distributed noise. The electronic noise found for both thresholds and collection modes is ~100e\(^-\) RMS at the default preamplifier current. Tuning this current the electronic noise can be lowered to ~90e\(^-\) RMS.

It is possible to tune the threshold using the 3-bits available for each threshold in each pixel. However, since there are 65536 pixels in the matrix, two assumptions have been made to speed up the threshold adjustment calculation procedure. Firstly, having one analog buffer to restore the calibration pulse for each column allows us to pulse all the columns and several rows at once. It has been found experimentally that by pulsing 16 or less rows simultaneously the calculated threshold was unchanged. And secondly, as the average DNL\(^3\) is less than 2% for all the 3-bit threshold adjustment current DAC’s present in the chip, a linear interpolation between the code 0h (LowCode) and the code 7h (HighCode) has been made to calculate the intermediate adjustment distributions.

In Fig. 4 two plots are shown. The top plot shows the threshold adjustment distributions for negative charge collection; while the bottom one

\(^2\)GPiB stands for General Purpose Interface Bus. This bus is also known as IEEE-488.

\(^3\)Differential non-linearity.
shows the same for positive charge collection. In each plot there are two histograms corresponding to the LowCode and the HighCode for the low unadjusted threshold and two histograms corresponding to the LowCode and the HighCode for the high unadjusted threshold. The mid-point between the LowCode and HighCode distributions is the centre of the new adjusted distribution for each threshold. All the histograms are successfully fitted with a Gaussian distribution. From each fit the threshold mean and sigma can be extracted. The sigma of the unadjusted threshold dispersion is around 450e− RMS for negative charges whilst for positive charge collection it is around 550e− RMS. Some systematic behaviour has been detected for electron collection. This is thought to be due to an unforeseen sensitivity of the discriminator to top-down power supply voltage drops for this polarity only. Nevertheless, by tuning each pixel threshold with the 3-bit adjustment, the systematic and random mismatches are corrected achieving a sigma around 120e− RMS for both thresholds and for each collection mode.

The threshold linearity is shown in Fig. 5. Although the threshold setting should be linear up to 800e−, the threshold linearity scan was limited to injected charges up to 12ke− in order to work in the linear range of the external pulser. Each data point of the plot in Fig. 5 shows the mean threshold and ±1σ of the threshold variation for different global low thresholds from 0 to 12ke− set using the internal THL 8-bit DAC. Note that the threshold variations indicated on this curve are subsequent to threshold tuning. For these measurements the chip was working in single discrimination mode. The measured non-linearity is less than 3% over the studied range.

An important measurement for applications that need to detect low-energy particles is the effective minimum threshold. Applying the calculated equalization map, the global threshold can be lowered to a mean minimum of ~1000e− with a sigma of ~180e− RMS for both collection modes. It may be possible to further reduce this variation with a more sophisticated threshold tuning procedure. Fig. 6 shows the threshold distribution for electrons which has been tuned at around 4000e− and then reduced to 1100e−. Fig. 7 shows an image taken with the Medisoft 4.6 [7,8] with the previous settings and injecting 1000 pulses of 2ke− simultaneously to the pixels selected by the Medipix2 and CERN logos, while keeping all the rest of the pixels in the matrix unmasked. Some missing columns and one defective column are evident but the unpulsed pixels are otherwise quiet.
collection and $\sim 250e^{-}$ RMS for hole collection before adjustment. After tuning the threshold variation is $\sim 120e^{-}$ RMS for both collection polarities. The electronic noise is $\sim 100e^{-}$ RMS depending on the amplifier biasing. The minimum threshold is $\sim 1000e^{-}$ for both polarities. The differential non-linearity of the threshold is less than 3% over $12ke^{-}$.

The first Medipix 2 chips bump-bonded to Silicon detectors will be available shortly. It will then be possible to explore the potential of the chip for different applications. Moreover the new assemblies will permit a precise calibration of the values described in this paper. Looking ahead, 4-chip detectors (Quad) have been fabricated and are ready to be assembled to readout chips resulting in a total sensitive area of greater than 8 cm$^2$ with more than 256k active pixels.

In the future larger areas should be covered. Using present day interconnect techniques one edge of the chip is always reserved for IO. It is becoming increasingly popular in the microelectronics industry to drill holes through the readout chip to bring in power supplies and other signals anywhere across the chip surface. Such techniques may be applied in future pixel readout chip designs to obtain the desired four-sided usability.

Acknowledgements

Erik Hugue is a constant source of guidance and inspiration for the authors. We would also like to thank the developers of the Murox2 readout system led by Jan Visschers, David San Segundo, Alessandro Formani and Hans Verkooyen from NIKHEF, Amsterdam. We also gratefully acknowledge the authors of Medisoft led by Paolo Russo: Marino Maiorino (now in IFAE, Barcelona), Cristina Montesi and Gianni Melchiari from the University Federico II and INFN, Naples.

References

2279.

PAPER III

X-ray imaging using single photon processing with semiconductor pixel detectors
X-ray imaging using single photon processing with semiconductor pixel detectors

B. Mikulec\textsuperscript{a,b,1}, M. Campbell\textsuperscript{a}, E. Heijne\textsuperscript{a}, X. Llopart\textsuperscript{a}, L. Tlustos\textsuperscript{a}

\textsuperscript{a}Medipix Collaboration, CERN, Division ETT, 1211 Geneva 23, Switzerland

Abstract

More than 10 years experience with semiconductor pixel detectors for vertex detection in high-energy physics experiments together with the steady progress in CMOS technology opened the way for the development of single photon processing pixel detectors for various applications including medical X-ray imaging. The state of the art of such pixel devices consists of pixel dimensions as small as 55 \texttimes\ 55 \, \mu\text{m}^2, electronic noise per pixel < 100 e\textsuperscript{-} \, \text{rms}, signal-to-noise discrimination levels around 1000 e\textsuperscript{-} with a spread < 50 e\textsuperscript{-} and a dynamic range up to 32 bit/pixel. Moreover, the high granularity of hybrid pixel detectors makes it possible to probe inhomogeneities of the attached semiconductor sensor.

© 2003 Elsevier B.V. All rights reserved.

PACS: 29.40.Gx; 29.40.Wc; 87.59.--e

Keywords: Single photon detection; Quantum imaging; Semiconductor detector; X-ray imaging; Medipix

1. Introduction

Hybrid semiconductor detectors represent the basic tools to perform particle tracking in the vertex region in high-energy physics experiments. The introduction of silicon strip detectors into this field dates back to 1980 \cite{1}, whereas silicon pixel detectors appeared at the beginning of the 1990s \cite{2}. Silicon sensors have considerably improved since then, but the continuing popularity of semiconductor detectors can be ascribed mainly to progress in microelectronics. With reduced feature size the density of electronic components per unit area increases exponentially with time allowing increased functionality per unit area and/or reduced pixel size. With deep sub-micron technology it is currently possible to squeeze about 200,000 transistors into an area of 1 mm\textsuperscript{2}.

Small pixel sizes and correspondingly tiny input capacitance together with high electronics component density, optimized transistors and chip design opened the new field of quantum processing for imaging applications \cite{3,4}. Quantum processing implies that a particle signal can be distinguished from background noise. This noise discrimination is implemented with the help of a noise reducing pre-amplifier shaper circuit and a discriminator in each readout channel where it

---

\textsuperscript{1}Corresponding author. Tel.: +41-22-767-3980; fax: +41-22-767-3394.
\textsuperscript{2}E-mail address: bettina.mikulec@cern.ch (B. Mikulec).
\textsuperscript{3}Now with the University of Geneva, 20 Quai Ernest-Ansermet, 1211 Geneva 4, Switzerland.

0168-9002/03/$ - see front matter © 2003 Elsevier B.V. All rights reserved.
doi:10.1016/S0168-9002(03)01807-2
must be possible to set the discrimination level safely above the noise level. With steadily shrinking pixel sizes this concept gets more complicated as the signal charge from one particle might be shared between a number of pixels. As a consequence, a solution should be found to sum up the charge fractions belonging to the charge deposition of one particle and compare the summed charge to a threshold [5].

The simplest example of quantum processing is photon counting, as soon as the processed signal passes the threshold the counter value of the readout channel is incremented. However, there is a great potential to be explored with more elaborated ways of processing single photon signals. Some projects start to use already two thresholds to select an energy band out of a continuous spectrum or perform subtraction images with one X-ray illumination (see Ref. [3]).

For the future one can imagine to include a multiprobe ADC in each readout cell to provide color X-ray images [5,6]. Then it would also become possible to weight each of the ADC channels with its ideal energy weighting factor to increase the image contrast [7]. Noise discrimination is absolutely necessary to do low-dose or low-rate imaging, but it seems evident by now that energy information is ultimately wanted as well.

2. Detector requirements in medical imaging applications

In many aspects, detector requirements for medical imaging applications are very similar to high-energy physics applications. This include the need for high true two-dimensional spatial resolution and high sensitivity, but medical imaging should deliver in addition the lowest possible dose to the patient.

In general, detector requirements depend strongly on the imaging task. Therefore, detectors (sensors and electronics) should be optimized for different imaging applications. Protein crystallography, angiography, mammography or X-ray imaging may have differing and sometimes conflicting requirements. As mammography has some of the most stringent specifications within all medical imaging fields it was chosen as an example to illustrate the requirements for a dedicated imaging detector:

(1) High spatial resolution: The required spatial resolution is different for analog and digital systems. Analog systems must comply with a spatial resolution of 15–20 lp/mm², whereas 5 lp/mm for digital systems seem to be equivalent (see next point). High spatial resolution is necessary to detect tiny microcalcifications, early indicators of breast cancer. This point is addressed in hybrid semiconductor detector developments on one hand through steady evolving miniaturization and on the other hand through direct detection of the X-rays in the semiconductor sensor without conversion layer (as used with CCDs, film and most flat panel imagers) to avoid image blurring.

(2) High contrast resolution <0.3%: Contrast resolution is the greatest advantage of digital imaging systems compared to analog ones. Especially in regions of low detector illumination film is limited by so-called fog level in the toe region of its characteristic curve. Superior contrast resolution is expected to be most beneficial for cancer detection in radiodense breasts (e.g. for younger women). Quantum processing can improve contrast resolution considerably.

(3) Uniform response: Related to the previous point; for hybrid detectors this point concerns in particular the sensors (see Section 4).

(4) Patient dose £ 3 mGy: To achieve low patient dose without information loss it is necessary to have imaging systems with high DQE1 over a wide spatial frequency range. This implies high absorption and charge collection efficiency of the sensor as well as good noise performance of the readout chain. Direct detection and quantum processing are beneficial as well [7,9]. It is evident that the system has to possess as well sufficient counting rate capability.

---

1 lp/mm—line pairs/mm.

1 DQE—detector quantum efficiency.
(5) Image area $18 \times 24 \text{ (24 \times 30)} \text{ cm}^2$: This is still an unsolved problem for hybrid pixel detectors. One solution adopted especially with strip detectors is a scanning slit system with a linear detector covering one dimension. Pixel chips can now be designed to be three-side bypassable which enables to make continuous arrays of pixel detectors along three sides. The fourth side is still needed for I/O. To solve this problem it might be possible in the future to make use of a technique increasingly popular in microelectronics industry, which is to etch holes through the readout chip to route power supply and other signal lines.

(6) Digital system,
(7) Compactness, simple handling, stable operations, no cooling, etc.,
(8) Cheap.

3. The Medipix single photon processing ASICs

The Medipix1 chip was the first full-size photon counting ASIC and was designed with mainly mammography and dental imaging in view [10]. It emerged from experience gained with the design and the application of pixel chips for high-energy physics experiments: parts of the front-end of the Medipix1 chip were even taken over from the Omega3/LH1C1 pixel chip. The Medipix1 chip has been extensively studied over the years leading to the design of an improved version of the chip, Medipix2, within the framework of the Medipix2 collaboration [5,11]. Just recently, Medipix2 arrived back from the foundry as well as the first Medipix2/Si assemblies. First electrical measurement results show that the chip is working in agreement with the simulations [12]. Table 1 shows a comparison between Medipix1 and Medipix2.

In Fig. 1 (left) an image of a 300 nm-thick copper mask was taken with a $^{100}$Cd source and one of the first bump-bonded Medipix2/Si assemblies to give an impression of the tiny pixel size. The chip used for this image came from the first production run which showed a yield problem resulting in some dead columns. Moreover, during bump-bonding the sensor was shifted by three rows with respect to the chip. This misalignment is visible as three dead rows at the bottom of the image and means that the guarding of the sensor was not connected. Neglecting these problems, the resulting image is very promising.

As a comparison an image of the same object under similar measurement conditions was made with a Medipix1/Si assembly (see right Fig. 1). Due to the larger pixel size the number of counts per pixel is higher, but the contour of the letters is much worse.

At present, Medipix2 is the single photon processing pixel chip with the smallest pixel size and the highest counting rate per unit area. It will offer the possibility to study optimal pixel sizes for different applications and the implication of charge sharing effects to DQE and contrast resolution.

Table 1 Comparison between the Medipix1 and the Medipix2 single photon processing pixel chips

<table>
<thead>
<tr>
<th>Medipix1</th>
<th>Medipix2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Square pixels, 170 $\mu$m at the side</td>
<td>Square pixels, 55 $\mu$m at the side</td>
</tr>
<tr>
<td>$64 \times 64$ pixels (4096)</td>
<td>$256 \times 256$ pixels (65,536)</td>
</tr>
<tr>
<td>Sensitive to pos. input charge</td>
<td>Sensitive to pos. and neg. input charge</td>
</tr>
<tr>
<td>Front-end of sensor material</td>
<td>Point-by-point sensor leakage current compensation</td>
</tr>
<tr>
<td>One discriminator</td>
<td>Two discriminators (energy window)</td>
</tr>
<tr>
<td>15-bit counter per pixel</td>
<td>13-bit counter per pixel</td>
</tr>
<tr>
<td>Max. counting rate $\leq 1$ MHz/pixel</td>
<td>Max. counting rate $\leq 1$ MHz/pixel</td>
</tr>
<tr>
<td>$(3.5 \text{ GHz/cm}^2)$</td>
<td>$(33 \text{ GHz/cm}^2)$</td>
</tr>
<tr>
<td>$3 \times 3$ matrix of pixels with sharing output to study charge sharing</td>
<td>Three-side bypassable</td>
</tr>
<tr>
<td>Parallel 1/O</td>
<td>Serial or parallel 1/O</td>
</tr>
<tr>
<td>1 $\mu$m SACMOS technology (1.6 M transistors/chip)</td>
<td>0.25 $\mu$m technology (52 M transistors/chip)</td>
</tr>
</tbody>
</table>

*The top right corner of the assembly shows some bump-bonding problems.*
4. Low- and high-frequency noise in silicon detectors

For medical imaging applications it is imperative to reach a high DQE as mentioned before. The DQE describes how the SNR at the input of the imaging system (SNR_{in}) is transferred to the output (SNR_{out}) and can be written as SNR_{out}^2 / SNR_{in}^2. Taking uniform illuminations of several Medipix/Si assemblies (flood images) it was seen that the SNR defined in this case simply by the fraction (mean number of counts/sigma of the count distribution) quickly flattens out at values around 20 instead of following a square-root dependence predicted by Poisson statistics. Nevertheless, applying a flat-field correction resulted in a curve representing the theoretically predicted limit over the full dynamic range of the chip and reaching values of SNR > 160 [2]. The flat-field correction is a correction method applied routinely in the imaging field. It consists of multiplying each imaging element with its calibration or 'efficiency' factor attributed beforehand with a certain number of flood fields. Investigations were, therefore, started to understand the reasons for the relatively large spread in counts under uniform illumination without flat-field correction.

Several observations were made and are summarized below [3,13,14].

(a) Low spatial frequency patterns: The silicon detectors show a 'wave' pattern of higher and lower counting regions, in particular visible while working in under-depletion. These 'waves' of period of the order of 1 mm move slightly increasing the detector bias voltage from a few volts until the depletion voltage (+20 V in our case). Increasing the bias voltage further, the location of the waves in stable and the amplitude decreases. Nevertheless, even at voltages above 100 V the wave structure is still visible with count variations around ±2%. This low-frequency noise has been attributed to bulk inhomogeneities due to doping fluctuations during crystal growth (see Ref. [15]). As it is stable in time it can be corrected for with a flat-field correction made at the corresponding detectors bias voltage.

(b) High spatial frequency pattern: Besides the macroscopic fluctuations mentioned in (a), a fixed pattern noise locally varying from pixel to pixel has been observed. This high-frequency noise is independent of its location from the applied bias. A flat-field map made even in under-depletion can smoothen the pixel-to-pixel variations of an image taken in over-depletion. The reason for this observed high-frequency noise is still under investigation. Possible explanations might be variations in the pixel geometry and/or electric field...
components parallel to the pixel surface due to doping inhomogeneities, which lead to differences in charge collection, or threshold variations.

(c) Energy dependence of the flat-field correction: It has been observed that the flat-field correction was ineffective in the case of an image taken with a mammographic phantom (objects embedded in 4 cm-thick PMMA) and a Mo X-ray tube (spectral X-ray source) where the flat field was calculated in the absence of any PMMA. Due to the higher absorption probability of low-energy X-rays in the PMMA (or the patient) compared to X-rays from the upper end of the spectrum, the X-ray spectrum incident on the detector is hardened. This results in a different mean conversion depth of the X-rays in the sensor leading to a different count distribution on the pixel matrix. Under real medical imaging conditions, this represents a problem as it might result in image artifacts and false diagnosis. Fortunately, it was shown that an interpolated flat field map could effectively correct the data [14]. Thus, provided the thickness and density of the imaged object is known, an appropriate flat field correction can be used.

To conclude, it has been shown that single photon pixel detectors with small pixel size can be used as well to probe the connected semiconductor sensor. Even silicon sensors show pronounced low and high spatial frequency patterns in the count distribution of a uniform illumination. Due to the energy dependence of some correction methods used for imaging applications it would be desirable to improve the sensor uniformity.

5. Conclusions

Single photon processing is becoming more and more popular for various kinds of imaging applications due to its advantages compared to charge integrating systems. It has a huge and still unexploited potential as use of the energy information may lead to ‘colour’ X-ray imaging.

References

First Experimental Tests with a CdTe Photon Counting Pixel Detector Hybridized with a Medipix2 Readout Chip
First Experimental Tests With a CdTe Photon Counting Pixel Detector Hybridized With a Medipix2 Readout Chip

M. Chmeissani, C. Frodlb, O. Gal, X. Llopart, J. Ludvig, M. Maiorino, E. Manach, G. Mettivier, M. C. Montesi, C. Ponchot, P. Russo, Member, IEEE, L. Thuston, and A. Zwerger

Abstract—We present preliminary tests of hybrid pixel detectors consisting of the Medipix2 readout chip bump-bonded to a 1-mm-thick CdTe pixel detector. This room temperature imaging system for single photon counting has been developed within the Medipix2 European Collaboration for various imaging applications with X-rays and gamma rays, including dental radiography, mammography, synchrotron radiation, nuclear medicine, and radiation monitoring in nuclear facilities. The Medipix2 + CdTe hybrid detector features 256 × 256 square pixels, each 55 μm, a sensitive area of 14 × 14 mm2. We analysed the quality of the detector and bump-bonding and the response to nuclear radiation of the first CdTe hybrids. The CdTe pixel detectors, with Pt ohmic contacts, showed an ohmic response when negatively biased up to less than 60 V (electrons collection mode). Tests were also performed in holes collection mode, where a nonresistive behavior was observed above 4–15 V. We performed a series of imaging tests at low voltage bias with gamma radioactive sources and with X-ray tube. Under uniform irradiation, we observed for all detectors the presence of numerous, stable structures in the form of small circles of about 100 μm diameter, with the central pixels showing a reduced counting efficiency with respect to the periphery (in electrons counting regime). Also long filamentary structures have been observed. Further investigations will reveal whether they are due to an intrinsic detector response (e.g., due to Te inclusions) or to the bump-bonding process.

Index Terms—CdTe, hybrid detectors, Medipix2.

I. INTRODUCTION

RECENTLY, the Medipix2 European Collaboration1 has produced the first version of the Medipix2 application-specific integrated circuit (ASIC), a CMOS chip (designated at CERN, Geneva, Switzerland) for the readout of pixel semiconductor detectors to be used in a variety of imaging applications with X-rays, gamma-rays and beta-rays, in the acquisition modality of single photon counting [1], [15]. Using the flip-chip technology, the readout chip is connected pixel by pixel via bump-bonding to a matching pixel detector to form a so-called hybrid detector. [2] This configuration has the advantage of optimizing separately the microelectronics technology (reduced pixel pitch, increased density of transistors per cell) implemented in the low resistivity silicon substrate of the ASIC, and the room temperature semiconductor pixel detector, implemented using material substrates like high-resistivity silicon, bulk or epitaxial GaAs, CdTe, and CdZnTe. Different semiconductors (elemental or compound), as well as different substrate thicknesses, can then be selected in order to cope with different application needs.

1This Medipix2-based hybrid detector (the successor of the Medipix1 photon counting chip [3]) features high intrinsic spatial resolution (55 μm pixel pitch) and double-polarity charge sensitivity, i.e., either electrons or holes collection of the radiation induced ionization charge. This last feature is important for room temperature compound semiconductors like CdZnTe, where transport and collection of electrons is preferred over holes transport.

We are interested in producing a hybrid pixel detector with the Medipix2 technology, in diverse imaging fields that span from digital mammography (low-energy X-rays, about 20 keV) at IPPEI, Spain), dental radiography (low- to medium-energy X-rays) at the Medipix2 European Collaboration for various imaging applications with X-rays and gamma rays, including dental radiography, mammography, synchrotron radiation, nuclear medicine, and radiation monitoring in nuclear facilities. The Medipix2 + CdTe hybrid detector features 256 × 256 square pixels, each 55 μm, a sensitive area of 14 × 14 mm2. We analysed the quality of the detector and bump-bonding and the response to nuclear radiation of the first CdTe hybrids. The CdTe pixel detectors, with Pt ohmic contacts, showed an ohmic response when negatively biased up to less than 60 V (electrons collection mode). Tests were also performed in holes collection mode, where a nonresistive behavior was observed above 4–15 V. We performed a series of imaging tests at low voltage bias with gamma radioactive sources and with X-ray tube. Under uniform irradiation, we observed for all detectors the presence of numerous, stable structures in the form of small circles of about 100 μm diameter, with the central pixels showing a reduced counting efficiency with respect to the periphery (in electrons counting regime). Also long filamentary structures have been observed. Further investigations will reveal whether they are due to an intrinsic detector response (e.g., due to Te inclusions) or to the bump-bonding process.
detectors with as many as 65,000 pixels and a pixel pitch as small as 55 μm over a 2 cm² sensitive area is a challenging technological task, when aiming at detectors with high uniformity of response and high charge collection efficiency. Moreover, in these photon counting detectors, the problem of charge sharing between adjacent pixels with high-energy photons is an investigation area to be explored.

Here, we show preliminary results obtained with a number of detectors, each obtained by bump-bonding a Medipix2 chip to a 1-mm-thick CdTe detector: they are the first run of a larger number of hybrids, to be produced also on the basis of the knowledge gained in the present experimental study. We also plan in the future to use 3-mm- and 4-mm-thick CdTe detectors of this type.

II. THE MEDIPIX2 CHIP AND ITS READOUT INTERFACE

The Medipix2 single photon counting 0.25 μm CMOS integrated circuit contains a matrix of 256 × 256 cells, each featuring a double-polarity charge preamplifier, a double-threshold (window) discriminator, and a 13-bit counter, all included in a 55 μm square cell. Its main characteristics and performance have been described elsewhere [1], [4], [15]. In particular, the charge preamplifier peaking time is less than 200 ns. Each of the two (low, high) detection thresholds in the Medipix2 cell can be finely adjusted via a 3-bit setting. The hardware readout of Medipix2 occurs via a dedicated serial interface board (MURG2S) [7]. The software readout is accomplished by a dedicated software system (Medisoft 3) [8].

Electrical measurements on first-available chips have been presented recently [4]. The data show an electronic noise σ₁n ~ 105 electrons, an unadjusted threshold dispersion σ₁~ 500 electrons which reduces to σ₁ ~ 110 electrons after 3-bit fine adjustment of the pixel thresholds. These electrical tests refer to the readout chip only, and have been assessed using the test input option of each cell which has a nominal capacitance of 8 fF.

III. CdTe PIXEL DETECTORS AND BUMP-BONDING

The CdTe detectors have on one side 256 × 256 square pixels (7 μm contact pads, electrodeless deposition) of 45 μm side, separated by a gap of 10 μm, matching the 55 μm pitch of Medipix2, for a total sensitive area of 14 × 14 mm². The other side (onto which the nuclear radiation impinges) is covered with a continuous Pt electrode. The single-crystal CdTe/Cd detectors were fabricated on our specifications by ACKORAD (Japan) with the Traveling Heater method [9]. A first run of four detectors out of 11 bump-bonded detectors was tested in this preliminary evaluation study (indicated as D8, C8, E2, K3), in addition to some dummy detectors. The indium bump-bonding has been made by Advanced Interconnect Technology (AIT, Hong Kong).

IV. RESULTS

A. Quality of Contact Deposition and Bump-Bonding

A detailed study of two CdTe detectors for detector processing faults reveals very good quality of surface manufacturing: about six bad contacts pads per detector out of 65,556, and only few defects in a very uniform passivation processing. Dummy hybrids were analyzed for bump-bonding quality by separating the readout chip from the detector and by scratching. The strength of indium bonding, and the dimension and shape of the bumps after separation revealed a satisfactory bump-bonding processing, at this first level of testing. Notwithstanding these data indicating uniform applied pressure during bonding, the adhesion of the detector and readout chip may change with time; the claim for a defective bump-bonding was the tentative explanation of the degradation of detector D8 (kept without applied bias voltage), whose initial dead area at one corner increased a noteworthy amount, after one month (Fig. 1). For the bonding problem at corners, flip-chip handling might be responsible, and for bonding weakening with time from a corner, uniformity of detector thickness (wedge effect) should also be investigated as a cause.

B. Electrical Characterization

The I-V curve [Fig. 2(a)] shows an ohmic behavior—as expected by the contacting method—with a resistivity greater than 10⁴ Ωcm, with a negative bias (electrons collection). This voltage biasing was the intended one for optimal charge collection efficiency. On the other hand, some detectors show an ohmic behavior in negative bias but a deviation from linearity of response under positive bias greater than ±15 V (holes collection on the pixel side) [Fig. 2(b)].

As for a possible "polarization effect" with our CdTe detectors (an effect here studied only as a settling time dependence of leakage current), Fig. 3 gives indications that this detector stabilization problem could have an effect also on these detectors, with possible influence on response reproducibility. Finally, a spatial mapping of resistivity (with a grid of 1 mm²) over a detector reveals good uniformity in the range 3.6 × 10⁴ Ωcm (Fig. 4).

C. Imaging Tests: Beta Source

By collecting electrons at the pixel side, we irradiated the detectors from the cathode with a 90Sr beta source. Hybrid L2 shows a large zone of no response (upper left corner) and no responsive upper and lower right corners (Fig. 5). However, the striking feature observed relates to the presence of numerous small circle structures with central reduced counting efficiency with respect to the circumferential pixels, and to the appearance
of "filament" structures. Some other small circular structures in this image seem to be disposed on large circles. All these features are stable and reproducible, hence indicating a peculiar small-scale and large-scale behavior of this detector. The circles have been identified by software with digital image processing, counted, and their shape analyzed. Their average diameter is 200 ± 4 μm. As for the global uniformity of response, in Fig. 5 the average count rate is 160 ± 80 counts/s (mean ± standard deviation), with a signal-to-noise ratio (SNR = mean / standard deviation) of about three. We note that under visual inspection, the surface of the top continuous electrode of this and the other detectors shows anomalies (Fig. 6). One could tentatively ascribe them to mechanical handling during hybrid manufacturing. However, they could have been produced in the crystal.
growth process itself, since a circular distribution of small circle defects in present also in the images with penetrating radiation sources (Fig. 5). In the same experimental conditions, hybrids DB and CS show similar image structures: the latter detector features a distinctive large central area, and the former one long "filaments," both with no counts inside.

D. Imaging Tests: Gamma Sources

Under negative bias (electrons collection), irradiation tests were performed with radioactive gamma sources of low and high energy (\(^{241}\)Am, 60 keV; \(^{137}\)Cs, 122 keV; \(^{60}\)Co, 662 keV; \(^{60}\)Co, 1.25 MeV), in flood (i.e., uniform and high intensity) irradiation and using collimators for imaging tests. We were also interested in assessing the recovery of uniformity of response over the whole detector area, by applying a flat field correction algorithm, as well as by equalizing the response of the detection threshold of the array of Medipix2 cells via its 3-bit adjustment feature. This last operation (threshold mask procedure) was actually substituted by a noise equalization procedure, in which the lower threshold above electronic noise was evaluated, for each pixel, and finely adjusted. Fig. 7 shows that, after equalizing the response of the pixel, the small scale circle structures are present also in gamma irradiation (at 122 keV), thus confirming they represent a peculiar feature of those detectors. Moreover, Fig. 8 gives indications that the circle structure is present also in holes collection, and that the low-counts inner pixels in electrons collection correspond to central high counts, inside the circles. However, the flat field correction and threshold equalization procedures are able to produce an acceptable image quality, apart from no responsive pixel areas. Gamma-ray imaging at 662 keV and 1.2 MeV confirms this finding (Fig. 9).

As for the dependence of the counting efficiency on the negative bias voltage, Fig. 10 shows that for high energy detection (\(^{137}\)Cs, 662 keV), with a 20 keV detection threshold, increasing the bias above 40-50 V has little effect on the pixel counting efficiency. On the contrary, for \(^{241}\)Am (60 keV photons, 15 keV detection threshold), up to 90-100 V are necessary for maximum counting efficiency, as a result of increased charge collection efficiency with increasing bias. Moreover, Fig. 10 shows that at 60 keV and a given voltage bias, by increasing the detection threshold from 15 to 22 keV, a sizeable decrease of counting efficiency is observed, to be related to the influence of the CdTe photoelectric effect, close to the Cd and Te absorption K-edges. How this phenomenon is also influenced by charge sharing effects between adjacent pixels when fluorescence X-ray photons...
escape from the pixel of initial interaction is a matter of further investigation. By irradiation at 122 keV, we found that the distribution of the size of cluster of adjacent pixels that have been hit by each single photon. A preliminary evaluation of the size of the cluster of hit pixels (Fig. 11) shows that the cluster size (number of pixels) depends on the detection threshold (as expected) and that close to the electronic noise it does correspond to just over 2 pixels.

E. Imaging Tests: X-Ray Tube

Irradiation tests have been performed with detector C8 and with an X-ray tube (tungsten anode), at 70 kV (10 keV spectral cutoff) and with a fixed short exposure of 0.16 s, with a tube current low enough to ensure that the dynamic range (13 bit) of the pixel counter was not exceeded. For these tests, we used a low bias voltage up to −10 V or +15 V. We first investigated the X-ray imaging performance, in both polarities, when applying the flat field procedure, after equalizing the pixel threshold over the matrix array. Fig. 12(a) and (b) (positive bias, holes collection) shows that by applying the flat field correction the image is more uniform and the image histogram shrinks: the SNR increases from one to five.

When changing the bias to negative (−10 V, electrons collection), the corrected image appears less uniform than in holes collection, but the counting efficiency is significantly higher than at +15 V and may reach a +40% increase. As a
achieved single photon counting with gamma rays with a thick CdTe pixel detector, at 55 μm pitch. Also, a number of issues have been encountered and investigated, related to the optimal quality and operation of this detector.

Few published results are available on CdTe or CdZnTe hybrid pixel detectors at this low level of pixel pitch (≤ 50 μm). Yin et al. have reported results of a (not single photon counting) digital mammography system based on Sn, CdTe, and CdZnTe pixel detectors indium bump-bonded to an application-specific integrated circuit CCD readout chip, with a pixel pitch of 50 μm and a sensitive area up to 9.6 × 19.2 mm² [10], [11].

In the case of the CdTe detectors [11], their thickness was 0.15 or 0.2 mm. In their detectors, with a mobility-lifetime product in the order of 10⁻⁴ cm²/V, under 39-kV X-ray exposure, a bias voltage of a few volts (with their hole-carrying readout chip) was sufficient to reach full charge collection by holes, since in that case the hole propagation length (0.2 mm) was higher than the crystal thickness (0.15 mm). This is not the case for our 1-mm-thick CdTe detectors, working in positive bias at few tens of volts.

As for photon counting CdTe pixel detectors, inefficiency in hole collection has been reported by others for 0.5-mm-thick detectors of analogous fabrication with ohmic contacts, as well as for images of images SNR after application of a flat field correction [12]; they also report a good homogeneity of their pixel detectors under holes collection.

In this study, the polarization effect (whether the amount of radiation induced charge in the detector may alter the internal electric field conditions and deteriorate the collection efficiency or count rate) has been faced in a very particular way by only analyzing the dependence of the I-V curve on the measurement time. In this regard, we limited our imaging studies to very low voltages, but we note that the counting efficiency curve seems not to saturate at high voltages (Fig. 14). Moreover, in Fig. 13 the average detector counts are about 3 × 10⁶ mm⁻² (count rate of about 2 × 10⁵ cps/mm²) and X-ray flux induced polarization could occur [13], but a detailed study of the polarization effect for our detectors deserves future work.

This preliminary evaluation indicates that the quality of bump-bonding permits some elementary imaging tests, but it must be improved for full area chip imaging. "Aging" problems of bump-bonding are to be investigated, also in the direction of the detector geometrical uniformity. The detector response is characterized by the presence, in the acquired images with ionizing radiation, of numerous circle structures at a scale of 200 μm, whose origin remains to be determined. These structures modulate, at the scale of 3–4 pixels, the counting efficiency of the detector. An interesting finding is the presence of these structures both in positive and in negative detector voltage bias, with the profile of the pixel counts across a circle diameter (about 4 pixels) being reversed in either polarity (i.e., the same inner pixels behave as high-counters or low counters by reversing the polarity). This would call for specific charge transport or trapping effects inside the detectors. Different explanations could account for this type of detector inhomogeneity, including the hypothesis that they originate from spherical (or filament) Te precipitations in the CdTe crystal growth. Tellurium inclusions in single CdTe detectors.
have been reported under infrared transmission imaging, with a “relatively uniform distribution” [14]. However, the hypothesis that the small scale structures visible in our images are related to some bump-bonding effect is not completely ruled out. As well, large-scale defective detector areas could correspond to regions of weak or null indium bump-bonding of the detector to the readout chip. Also, the origin of the nonresistive behavior of the I-V curve of our detectors equipped with ohmic contacts, which in the “holes-counting regime,” is to be understood. Nevertheless, we consider extremely informative the mass of data we gathered from this test on four first-available CdTe hybrids, since they indicate the path to detailed investigations on detector quality. In particular, a microcrystalline at the level of, e.g., 10 x 10 pixels, could give answers on the circle structure and on charge sharing between adjacent pixels. Starting from these first results, we now will investigate on the best charge collection tradeoffs between bias voltage, counting efficiency, carrier polarity, and noise level.

ACKNOWLEDGMENT

In the framework of the Medipix2 Collaboration—a CERN-based consortium of European universities and research centers—the Medipix2 chip has been designed by CERN (Geneva, Switzerland); the MUXOS2 interface has been designed by NIKHEF (Amsterdam, The Netherlands) by the group directed by J. Visscher; the Medipix2 software has been written by University and INFN Napoli (Italy); and the CdTe detectors have been designed by Brks (Barcelona, Spain). Thanks are given to all members of this Collaboration and in particular to M. Campbell (CERN, Medipix2 Collaboration spokesperson).

REFERENCES


PAPER V

Signal variations in high-granularity Si pixel detectors
Signal Variations in High-Granularity Si Pixel Detectors

Lukas Thustos, Michael Campbell, Erik Heijne, and Xavier Llopart

Abstract—Fixed-pattern noise is one of the limiting factors of image quality and degrades the achievable spatial resolution. In the case of silicon sensors, the effects of nonuniformities due to doping and heterogeneities can be limited by operating the sensors in strong overdepletion. For high-granularity photon-counting pixel detectors, an additional high-frequency interpixel signal variation is an important factor for the achievable signal-to-noise ratio (SNR). It is a common practice to apply field-effect corrections to increase the SNR of a detector system. For the case of direct conversion detectors, it can be shown theoretically that the Poisson limit can be reached for field-effect restoration. However, when used for imaging with spectral X-ray sources, field-effect corrections are less effective. This partly is a consequence of charge sharing between adjacent pixels, which gives rise to an effective energy spectrum seen by the readout, which is different from the spectral content of the incident beam. In this paper, we present simulations and measurements of the limited applicability of field-effect corrections for spectral source imaging and investigate the origins of the high-frequency interpixel noise component. The model, calculations, and measurements performed suggest that field-effect correction maps for photon-counting detectors with a direct conversion Si sensor can be obtained from electrical characterization of the readout chip alone.

I. INTRODUCTION

LOW-NOISE, high-resolution, and high-dose-efficiency are the common requirements for most imaging applications. These three properties are closely linked together and can be described in a combined parameter, the detective quantum efficiency (DQE) [1]. The DQE is defined in terms of spatial frequency the ratio between the signal-to-noise ratio (SNR) at the output of the detector system and the SNR of the signal presented to the detector system, thus giving a measure for the achievable resolution for a given acquisition dose. Especially in medical applications, the dose efficiency is a key characteristic for detector systems. In general, noise contributions from photonic noise, photon conversion, electronic noise, and fixed-pattern noise limit the achievable DQE [2].

The conversion of the incident photons into electron-hole pairs can be achieved either directly or indirectly. In indirect detection, the X-ray is converted into visible light in a scintillator layer and then converted into electron-hole pairs in a photodiode. In case of direct conversion, the X-ray is converted into electron-hole pairs without the intermediate step, with the advantage of eliminating the additional noise introduced by the primary conversion [3]. From theoretical considerations, it can be shown that photon-counting systems in combination with direct photon detection can provide excellent performance with respect to the requirements mentioned above [4]. The impact of front-end noise on the image can be almost excluded by setting the discriminating threshold well below the energy of the incident photons. The DQE for such a counting system is limited only by the quantum efficiency (QE) of the sensor part and the magnitude of fixed-pattern noise [4]. Fixed-pattern noise may stem from beam inhomogeneity and general gain variations of the detector response due to inhomogeneities in the photon conversion yield, losses in charge transport, charge trapping, etc., or variations in the performance of the readout. This fixed-pattern noise cannot be suppressed by increasing acquisition dose. Furthermore, the applied dose cannot be increased at will for medical applications and for some other commercial applications measurement time is the critical factor which limits the number of photons per acquisition. Therefore various efforts are undertaken to increase the QE efficiency and to reduce fixed-pattern noise.

Due to its homogeneity and its well-known characteristics, high-resistivity silicon is present in the standard material for particle detection. Unfortunately, for X-ray detection, the conversion efficiency of silicon rapidly decreases with photon energy, thereby reducing the maximum achievable DQE. To meet the given requirements, different approaches are currently under way. On the one hand, progress in material homogeneity and processing technology recently opened the possibility to fabricate devices with new detector materials, e.g., GaAs, Ge with high-Z components and, therefore, higher QE. On the other hand, efforts are undertaken to increase the performance of Silicon-based devices. Important in both approaches is that with smaller pixel size the contribution of sensor inhomogeneities plays an increasing role. In previous work [5], we have shown that even the very small inhomogeneities in the doping of standard high-resistivity silicon wafers can lead to signal distortion, which can introduce variations in the signal height of up to 1%/2% in a fully depleted detector. These variations gradually disappear when putting the sensor in strong overdepletion. In this article, we present measurements and simulations related to residual high-frequency interpixel variations in strong overdepletion as seen with the Medipix1 and Medipix2 detector systems [6], [7].

II. EXPERIMENTAL DATA

All measurements were performed using a Medipix2 chip, a 0.25-μm CMOS readout chip operating in single photon-counting mode, bump bonded to a 300-μm p++ silicon sensor. The active matrix consists of 256 × 256 cells, each 55-μm pixel size, which include a double-threshold window.
discriminator and a 13-bit counter [7]. The discriminator thresholds are set globally for the whole matrix and are fine tuned using a 3-bit adjustment register in each pixel, resulting in residual threshold dispersion lower than 100 e- rms.

The chip is designed to provide a linear threshold, adjustable from ~3 up to ~100 keV. Measurements so far have been performed up to 60 keV showing linearity of 99.96% [8].

A. Flatfield Correction

As already described, flatfield corrections are used to remove accumulated fixed-pattern detector inhomogeneities. To correct for these imperfections, a large number of acquisitions with uniform irradiation is used to calculate an efficiency map of the detector. The Medipix2 as a direct conversion photon-counting detector can reach the Poisson limit given a sufficiently high number of photons contributing to the correction map. Fig. 1 shows the SNR of a single uniform signal acquisition corrected with a flatfield correction map calculated from an increasing number of flatfield acquisitions. We used a Seifert FK 61-04 X-ray source with 35-kV, 2.5-mm Al equivalent Perpex filtering for this measurement. It can be seen that by increasing the statistical base of the correction map, the obtained SNR of a single flatfield approaches the maximal achievable value of the square root of the number of photons.

The procedure of calculating a flatfield correction assumes that the acquisition conditions are identical to those used when measuring the efficiency map. For absorption imaging, contrast is achieved by attenuating photons out of the incident beam.

Fig. 2 shows such a correction map applying a dose of 296 mGy air kerma and its corresponding histogram of correction factors. The distribution follows as expected a Gaussian form, with an rms of ~4%.

Fig. 3 illustrates the effects of beam hardening on the achievable SNR. Again a W-target with 35-kV, 2.5-mm Al equivalent filtering was used with additional layers of 1, 2, and 4 cm of Perpex. One hundred flatfields were taken for each thickness of Perpex and used to calculate the corresponding correction maps for each configuration. Then the resulting four correction maps were applied to a single flatfield acquisition of the same
B. Charge Sharing

In order to investigate the effects of charge sharing, a series of measurements were performed at the beamline B5 of the ESRF Grenoble. Within these measurements, the spectral signal of the mono-energetic photons of 8, 10, 15, 20, and 40 keV of a field size of 1 mm² was measured using the wide threshold range of the Medipix2. The sensor used was a 300 μm-thick Si segmented pixel diode reverse biased with 100 V. We decreased the discriminator threshold in steps of about 0.4 keV until reaching the noise floor of the readout electronics at about 4 keV. Photons in the energy range up to 40 keV convert into charge clouds with rms smaller than ~1.5 μm and are then transported by the applied electrical field to the collection electrodes to be further processed by the readout electronics of the Medipix2. While drifting toward the collection electrode, the charge cloud is subject to diffusion and coulomb repulsion, leading to an increase of its initial diameter. Depending on the depth of the conversion in the sensor, the drift time varies, therefore inducing different pulse shapes on the electrodes. In the case of conversion close to or at the border between pixels, the signal will be shared by neighboring pixels.

Fig. 4 shows the obtained data averaged over the active area and normalized to the count registered with the threshold set to half the photon energy. At this threshold setting, charge sharing does not influence the recorded count rate and therefore represents the number of correctly counted photons. Deadtime and pileup effects are negligible since the maximum count rate was about 5 kHz with shaping times of < 2 μs and a discriminator delay of 1 μs. The plot shows a strong decrease of counts with threshold depending on the photon energy. In the ideal case without charge sharing the curves would follow the form of an s-curve with a plateau of 1 until the threshold surpasses the photon energy and then drop to 0 with the width given by the noise of the discrimination process [8]. In fact, this shape can be produced when limiting the incoming radiation to an area of about 10 μm² in the center of a pixel. The descending slope given in Fig. 4 is introduced by charge sharing between adjacent pixels leading to a significant change of the actual signal registered by the front-end electronics.

III. SIMULATION

In order to better understand contributions to the data shown in Fig. 4, we simulated the distribution of the signal height on the individual pixel-electrode. In the simulation, we included the diameter of an average initial charge cloud, conversion probability, the drift time, and Coulomb repulsion. The rms of the initial charge cloud after conversion was simulated using MCNP-LOPE [10], the drift time was calculated using the expression

\[ t_{\text{drift}} = \varepsilon \cdot \frac{d}{\mu} \cdot \frac{1}{E_m} \cdot \frac{n_{\text{eff}}}{e} \cdot \frac{e}{m_e} \cdot \frac{e}{m_e} + V_{\text{bias}} \]

where
- \( e \) elemental electron charge;
- \( \varepsilon \) dielectric permittivity of Silicon;
- \( \mu \) hole mobility;
- \( n_{\text{eff}} \) effective bulk doping density;
- \( d \) sensor thickness;
- \( z \) conversion depth;
- \( V_{\text{bias}} \) sensor bias voltage.

The Coulomb repulsion was obtained by solving numerically the continuity equation

\[ \frac{dn}{dt} = \nabla (\mu \cdot n \cdot E) + D \cdot \Delta n \]

where
- \( n \) carrier density;
- \( E \) electric field;
- \( D \) diffusion constant;
- \( T \) time.
The rms of the charge cloud arriving at the collection electrode was calculated for 2 \times 10^3 different conversion positions within the center cell of a neighborhood of nine pixels, each 55-μm square. The total charge on each of the nine electrodes was registered for each individual event.

IV. RESULTS

A. Pulse Height Distribution

Fig. 5 shows the simulated apparent spectrum of a 20-keV photon beam as seen on the collection electrode of a single pixel. The initially mono-energetic signal is transferred into a continuous spectrum with a significant component of very small signal heights. This is due to the fact that only photons converted in the center of a pixel or very close to the collection electrode will yield the full pulse height. All other events are shared to a different extent with neighboring pixels. All signals contributing from half the photon energy to the full pulse height stem from photons converted within the pixel itself. The signals with lower energy originate from charge-shared events in the direct vicinity of the pixel.

In Fig. 6, the effect of the additional noise introduced by the amplification and discrimination process is illustrated, again calculated for 20-keV photons. It also shows the measured spectrum obtained by the derivative of the 20-keV data shown in Fig. 4. The simulated apparent spectrum convolved with a Gaussian noise of 190 electrons rms reproduces very accurately the experimental data.

The simulated threshold scan curves in Fig. 7 are in very good agreement with the experimental data in Fig. 4. Fig. 8 presents slope (k) of the tail of the signal s curves calculated at the point of half the incident energy for the simulated and the measured data. Again, the simulations reproduce the measurements very well, the slightly lower simulated value for the 40-keV slope will be subject of further investigation.
Fig. 10. (a) Image of an uncorrected laser diode taken with W-vobe, 124 V, 0.125 m/min Mfber, no flatfield correction applied. Below the corresponding histogram is shown. Count rates higher than $10^7$ represent the area of the printed circuit board. (b) Acquisition settings as in (a), but with a standard flatfield correction applied. The image noise is amplified with respect to the uncorrected image and the separation of components with high absorption is lost in the histogram. (c) Acquisition settings as in (a), but the correction map was derived from data obtained with additional 5 mm Perspex filtering. The improvement of image quality is clearly visible and the separation of the components in the histogram is improved.

Fig. 9 illustrates the effects of the threshold dispersion on the flatfield correction map. The plot is a zoom into Fig. 7 at low energies. The Gaussian distribution represents a typical threshold dispersion of the Medipix2 with 90 electrons rms and centered
around 4 keV, again a typical value for the lowest achievable threshold with the full matrix active. Since the slope of the count rate follows the trend given in Fig. 8, higher energy photons produce a narrower distribution of the factors in the flatfield correction map. The resulting spread in correction factors $\Delta_1$ for 8 keV and $\Delta_2$ for 40 keV photons, respectively, is indicated in Fig. 9.

The most pronounced change in charge-sharing slopes (Fig. 8) occurs for photons below ~15 keV. This means that imaging with a spectral content lower than ~15 kV needs special considerations when significant beam hardening occurs. This is illustrated in Fig. 10. The object shown is an encapsulated laser diode mounted on a printed circuit board. In order to see the different details, a W-tube was used with 0.125-mm Al filter and 20 kV tube voltage. In Fig. 10(a), the uncorrected image and its histogram are shown. In Fig. 10(b), the effects of beam hardening are clearly visible. The application of a conventional flatfield correction leads to a strong increase in image noise, masking even details visible in the uncorrected image, and the separation of components with high absorption in the histogram is lost. Fig. 10(c) shows the same data corrected with a flatfield correction obtained with a prefiltering of 5-mm Perplex in order to include the effects of beam hardening also in the correction map. The resulting image shows a clear improvement with respect to both the uncorrected data and the one with the standard correction map applied, and the improvement of the contrast between the different components of the laser diode is also evident in the histograms.

However, the standard correction map still is sufficient when the incident photon spectrum is hardly changed or the spectrum is confined to an energy range where the charge-sharing slopes depend less strongly on the photon energy. Fig. 11 illustrates the situation for a very low-attenuation object, a fly. In order to obtain contrast the W-tube voltage was set to 14 kV and the prefiltering was 0.125-mm Al and 5-mm Perplex. The image shown was obtained using conventional flatfield correction and the anatomical features of the fly are clearly visible. In Fig. 12, the W-tube settings were 35 kV and 2.5-mm Al, resulting in an X-ray spectrum almost entirely above 15 kV. The correction factors are almost identical for the photon energies present, since the charge-sharing slopes in this range change very little with energy (Fig. 8). The image obtained with standard flatfield correction again gives very high contrast and resolution.

**V. Discussion and Conclusion**

Charge sharing between neighboring cells in photon-counting pixel detectors is dependent on the photon energy, while the factors in the flatfield correction map depend predominantly on the dispersion of the actual threshold level of the individual pixels. Compressing the threshold dispersion by fine tuning, the pixel thresholds reduce the spread of correction factors but cannot completely remove the dispersion. Flatfield-correcting acquisitions, therefore, are less effective when beam hardening occurs. In case of a significant change of the energy spectrum of the incident beam, the correction may even introduce strong image distortion.

One way to deal with this is to use monochromatic or narrow-spectrum beams for photon energies where charge sharing is strong, in order to reduce the effects of threshold dispersion on the correction map. Since this is not always possible, the effects of beam hardening can be decreased by deriving the flatfield correction from data obtained with a photon spectrum as close as possible to the one arriving at the detector. The good agreement of model calculations and experimental data suggests that, knowing the correction map for a given photon energy, it is possible to calculate the corresponding map for different photon energies. Furthermore, provided a sufficiently accurate on-chip calibration using an analog test input via a capacitor per pixel (as for the Medipix2), the individual threshold of each pixel can be determined. The calibration map then can be calculated for any given spectrum directly from an electrical characterization.
of the chip, without floodfield measurements. This technique to
obtain correction maps requires a very homogeneous sensor re-
test, since sensor inhomogeneities are not taken into account.
With high-resistivity silicon sensors, signal homogeneities of
well below a percent can be reached [5], opening the possibility
to correct selectively for features stemming from structures with
different absorption in a spectral source X-ray acquisition using
calculated correction maps. Another way to reduce the effects
of charge sharing is to use new detector geometries such as
three-dimensional detectors currently under development [11].
These detectors should confine the charge much better to the
pixel, avoiding charge-sharing effects in signal formation.

A different approach is to deal with charge-shared events in
the readout electronics. Effects of charge sharing can be re-
moved entirely by increasing the linearity of the readout
channel, notably to take into account the signal heights of neigh-
borin pixels during the process of signal discrimination. The
proposed improvement is to sum up the signal with the
charge-shared signals of its neighbors. If the total charge col-
clected in the direct vicinity exceeds the given threshold, the
count is assigned to the pixel with the highest signal in a winner
takes all logic [7]. Fig. 13 illustrates the situation in hexagonal
pixel geometry. In a further extended version one could also cal-
culate the center of mass for each event, in this way increasing
the actual resolution beyond limits given by the pixel size.

ACKNOWLEDGMENT

The authors would like to thank K. Bethke (Panalytical), A.
Fornains (NIKHEF), H. Grenafoma (ESRF), M. Mitschke (Univ.
Erlangen), C. Ponchut (ESRF), P. Russo (Univ. Napoli), J. Vais-
cher (NIKHEF), and R. de Vries (Panalytical) for the enduring
efforts during the common measurements at ESRF, Grenoble.

REFERENCES

[1] Medical imaging—The assessment of image quality (ICRU Rep. 54),
Int. Commission Radiation. 1996.
"MTF and IQE measurements in an imaging detector by their single event
properties of CCD-based devices used for small field digital imag-
[4] G. Zannella and R. Zannoni, "IQE of imaging detectors in terms of spa-
1999.
Strooy, "Readout for a 64 x 64 pixel matrix with 15 fs single photon
Hjeje, M. Mitschke, C. Ponchut, P. Russo, D. Thouverez, E. Vandekaer,
and R. d. Vries, "Performance of the 65536 pixel Medipix2 assembly
operating in single photon counting mode," in Proc. 5th Int. Workshop
Kramar, "Limitations to flat-field correction methods when using an X-ray spec-
An algorithm for Monte Carlo simulation of the penetration and energy
PAPER VI

Imaging properties of the Medipix2 system exploiting single and dual energy thresholds
Imaging Properties of the Medipix2 System exploiting Single and Dual Energy Thresholds

L. Tlustos, R. Ballabriga, M. Campbell, E. Heijne, K. Kincade, X. Llopast, and P. Stejskal

Abstract—Low noise, high resolution, and high dose efficiency are the common requirements for most X-ray imaging applications. The dose efficiency is especially important for medical imaging systems. We present the imaging performance of the Medipix2 readout chip bump bonded to a 300 μm thick Si detector as a function of the detection threshold, a free parameter not available in conventional charge integrating imaging systems. Spatial resolution has been measured using the modulation transfer function (MTF) and it varies between 8.2 line-pairs/mm and 11.0 line pairs/mm at an MTF value of 70%. An associated measurement of noise power spectrum (NPS) permits us to derive the detective quantum efficiency (DQE) which can be as high as 25.5% for a broadband incoming spectrum. The influence of charge diffusion in the sensor together with threshold variation in the readout chip is discussed. Although the Medipix2 system is used in photon counting mode with a single threshold in energy, the system is also capable of counting within a given energy window as narrow as ~1.4 keV. First measurements and images using this feature reveal capabilities that allow identifying fluorescence and other sources of disturbance.

Index Terms—Radiation detectors, X-ray image sensors, X-ray spectroscopy detectors.

I. INTRODUCTION

LOW NOISE, high spatial resolution, and high dose efficiency are key requirements in most X-ray imaging applications, with high dose efficiency a necessity in medical applications. In this paper, we present the imaging performance of the Medipix2 pixel detector readout chip [1] bump bonded to a 300 μm thick p+ on n silicon sensor. The Medipix2 chip is designed and fabricated in a 0.25 μm CMOS technology and operates in single photon counting mode. It is usually operated with a single energy threshold on all pixels, but can also operate using an energy window. The modulation transfer function (MTF) describing the spatial resolution properties, the noise power spectrum (NPS) describing the image noise, and the detective quantum efficiency (DQE) giving a measure for image quality with respect to the incoming photon signal have been measured as a function of the single energy threshold. The measurements obtained are in good agreement with a simple analytical model which describes charge deposition, drift, and diffusion in the sensor.

Almost all measurements carried out to date use only the low energy threshold [21-25]. In this paper, we present first results obtained using an energy window.

We start by briefly revisiting the functionality of the Medipix2 chip. Following that we describe measurements of MTF, NPS, and DQE for different values of the low energy threshold. The technique used to tune the low and the high energy thresholds is then described, and finally some images which were taken using the energy window are presented and discussed.

II. MEDIPIX2 SYSTEM

The Medipix2 system comprises a 256 × 256 channel CMOS readout chip which is bump bonded using solder bumps to an identically segmented sensor. The most commonly used sensor type is 300 μm thick high resistivity p+ on n silicon sensor because it is relatively cheap and uniform. Incoming photons enter the unsegmented rear side of the sensor chip with the readout below. Each readout cell, Fig. 1, comprises a charge sensitive preamplifier-shaper, two discriminators, double discrimination logic and a 13-bit counter. Each pixel cell measures 55 μm × 55 μm and contains ~500 transistors.

The preamplifier can be programmed for electron or hole collection. The low and the high thresholds of the window comparator are defined globally on the entire pixel matrix by individual 8-bit threshold DACs at the periphery of the chip. In order to minimize residual threshold variations, an independent 3-bit fine tuning for both thresholds is available in every pixel. An externally applied shunter determines whether the chip is in counting or readout mode. For randomly arriving particles, each pixel counts linearly up to an average rate of ~100 kHz.

![Fig. 1. Medipix2 pixel cell schematic][1]
Readout of the entire matrix takes ~10 ms using the serial port or ~300 ms using the 32-bit parallel bus. The total power consumption is ~500 mW, which means that the chip can be operated without cooling.

A. Threshold Fine Tuning

In order to obtain a uniform detector response, the narrowest possible distribution of pixel threshold levels across the matrix has to be found. This is achieved using a separate dedicated 8-bit threshold adjustment DAC (THS) per the periphery set uniformly across the matrix which determines the maximal offset to the unadjusted threshold position. In the individual pixel, this offset is scaled by the 3-bit fine tuning DAC.

To fine-tune the thresholds, the optimal value for THS and the optimal setting for adjustment bits have to be found. First the amplitude of the actual threshold level for the 8 possible adjustment values has to be determined in each pixel. For the low threshold this is done by using a constant input signal to the pixel preamplifier, while scanning the low threshold DAC (THL) value across the input signal level for each 3-bit threshold adjust code.

To generate the constant input signal, a known external voltage step pulse is injected through the injection capacitor present on each pixel. Each pixel is pulsed a fixed number of times during the shutter opening interval and the ratio of recorded hits divided by the number of input pulses is registered and plotted against the value of THL. The result of this scan is a series of s-shaped curves. The threshold is defined as the DAC value at which 50% of the applied signals are recorded. The same procedure can be applied to a monochromatic line of a radioactive source, e.g., $^{109}$Cd (K lines at ~22 keV and ~25 keV) as constant input signal.

Both methods have limitations. Threshold tuning using a radioactive source is extremely time consuming due to the limited activity of the available sources. The test pulse method yields distorted results, since it is impossible to guarantee a perfectly uniform value of injection capacitance and moreover in the present chip there is a systematic nonuniformity of the pulse amplitude across the chip.

An alternative method for tuning the low threshold uses the so-called noise floor (at around 1000 e$^-$) of the readout chip. As the threshold in any given pixel is lowered toward the noise floor it starts to count. The threshold DAC value at which a pixel starts to count is considered to be proportional to its inherent threshold.

Whichever way the actual pixel threshold levels are measured, a histogram of the measured values is then constructed for each of the 8 adjustment codes. The resulting histograms of the 8 threshold scans are Gaussian distributions of threshold voltages. The threshold-tuning DAC THS now is used to adjust the relative position of the Gaussian distributions. To obtain an optimal compression of the threshold spread the threshold tuning value is chosen such that the Gaussian distributions obtained with the adjustment value set to 0 and 7 overlap by 1/8 of the width of the unadjusted distribution. Then for each pixel, the adjusted threshold value giving the threshold closest to the crossing point of the uncompressed distributions is chosen to obtain the compressed threshold distribution. Fig. 2 shows the respective threshold distributions for the adjustment value set to 0 and 7 in all pixels together with the final compressed distribution. It has been shown [2] that differences in adjustment maps obtained using noise floor and radioactive sources lie within the accuracy of the 8-bit DAC.

The high threshold can be tuned analogous to the low one using either test pulses or radioactive sources. Because of the above mentioned limitations we decided neither to rely on the test pulse method nor on the very slow source measurement technique for the high threshold tuning. Instead, we made use of a particular feature of the double discrimination logic. The energy window logic in the pixel is designed such that if the high threshold DAC is set to a value lower than the low threshold DAC then only the low threshold is used [1]. This is how the mode of the chip can be changed from energy window operation to single threshold operation. Therefore, we inject very high input charge pulses, fixing the high threshold well below this input charge level, and then decrease the high threshold DAC value until it crosses the already fine-tuned low threshold.

With the high threshold set above the low threshold, the input signal is outside the valid energy window and no counts are recorded. By crossing low threshold level with the higher threshold, the pixel is switched from energy window mode to single threshold mode and starts counting the test pulses. In this way, response s-curves can be constructed per pixel, and a high threshold mask can be generated using a procedure which is similar to that used for generating the low threshold mask. Interestingly, we observe little correlation between the low and the high threshold masks, which indicates that the threshold variation is not dominated by the common preamplifier but rather by variations in the discriminator switching points. Testing later with a $^{109}$Cd radioactive source showed that the narrowest usable window corresponds to a difference of 2 DAC values between the low and the high thresholds of this chip, corresponding to an energy difference of ~1.4 keV.

III. Operation and Performance With a Single Threshold

A number of studies are already published on the behavior of the system as an imaging device [3]-[5]. In particular, we reported in [3] that the combination of charge diffusion in the
sensor and residual pixel-to-pixel threshold variations in the readout chip even after threshold adjustment lead to virtual changes in the effective size of a pixel. Photons which deposit their energy near the pixel boundaries are more or less detected as a consequence. This obliges us to apply a flat-field correction to data which corrects for residual count variations in the order of up to ±1%.

Having explored and understood the flat field corrections, we were interested in also studying the effect of varying the global threshold on the imaging properties of the system as such a possibility does not exist in conventional charge integrating systems. For the measurements which follow in this section, we used a Seifert PK-61-014x12 X-ray tube with a W-target, a 2.5 mm thick Al filter and a tube voltage of 25 kV.

Fig. 3 illustrates the positions of the threshold used in the measurements with respect to the calculated spectrum of photons converted in 300 µm of Si. The incident photon spectrum produced by the X-ray tube was calculated following [6]. The thresholds in energy corresponded to 9.1 keV, 11.3 keV, 12.8 keV, and 18.8 keV. The energy calibration of the threshold DAC used in Fig. 3 was obtained by performing threshold scans for several tube voltages in the range from 20 to 55 kV and using endpoints of the obtained photon spectra as reference values. In order to quantify the imaging performance at the 4 threshold levels given above, the MTF and the NPS have been measured at each threshold setting.

The spatial resolution properties of an imaging system as a function of the spatial frequency of the input signal are described by the modulation transfer function (MTF) by giving a measure of the frequency response of the system to a sinusoidal input of a given spatial frequency.

To exclude the effects of under-sampling in the process of measuring the MTF, it is common practice to determine the presampling MTF$_{pre}$ which is the MTF of the system prior to digitization. It was measured using an unagulated slit technique [17] with a lead edge mask placed at an angle of ~2° to a column or row. In this way an increasing fraction of the pixel area is covered along the column or row. The perpendicular distance from each pixel to the edge then was calculated, in this way providing an over-sampled edge spread function (ESF). A modified erf function was fitted to the data and the derivative of the fitted function underwent a Fourier transform, thereby yielding the presampling MTF. The over-sampled edge spread function measured with the lower energy threshold set to 11.3 keV is plotted in Fig. 4.

The results for the presampling MTF are plotted in Fig. 5. The effect of increasing the threshold is to improve the MTF: Increasing the threshold diminishes the equivalent active size of the pixel. With increasing threshold an increasing fraction of photons whose charge is shared between pixels will be omitted from the image, leading to a nonresponding area around the pixel borders. The resulting decrease in active pixel size enables an improvement in MTF beyond the value predicted by Nyquist Sampling Theory for the given pixel pitch.

However, the tradeoff in terms image noise can be inferred from the noise power spectrum (NPS). Fig. 6. All images contain some noise, which, in a digital system, may be measured as the variance of the pixel to pixel fluctuations present in a flood image. The NPS provides a spectral decomposition of the variance to estimate the spatial frequency dependence of the noise.

The variance of the pixel to pixel values analyzed in terms of its spatial frequency content is given by the NPS. It is defined as the Fourier transform of the noise auto-covariance function. To calculate the NPS for each low threshold value 100 flood-field images were recorded. 80 of these images were used to calculate the flat-field correction maps and the remaining 20 frames were used to derive the NPS. First, the flat-field correction was
applied to each frame, then linear trends in the frame were removed and finally the 2-dimensional Fourier transform of each of the resulting frames was calculated. The normalized NPS was calculated by

\[ \text{NPS}_{\text{norm}} = \left| \text{Fourier} \left( \frac{X_{ij} - \mu}{\sigma} \right) \right|^2 \]

with \( X_{ij} \) denoting the measured counts over the entire matrix after flat-field correction and detrending and \( \mu \) and \( \sigma \) the mean count on the entire matrix.

Different doses given in Table I were used at the different thresholds in order to calculate the NPS from data with the same mean count. This explains why the NPS at a threshold of 9.1 keV looks to be greater than those at 11.3 and 12.8 keV.

The DQE describes the image quality with respect to the incoming signal, thus characterizing the system performance. It gives the fraction of incident quanta contributing to image quality, in other words the degradation of information in the signal in the detector system

\[ \text{DQE}(f) = \frac{\text{SNR}_e^2}{\text{SNR}_i^2} = \frac{\text{MTF}(f)}{\Phi \cdot \text{NPS}_{\text{norm}}(f)} \leq 1 \]

with \( \Phi \) denoting the number of incident photons.

Fig. 7 shows the computed DQEs for the different threshold settings. A characteristic value of the DQE is its value at zero spatial frequency, which is a measure of the effective quantum efficiency (QE) of the system. The lowest threshold gives the highest QE of \( \sim 25\% \). This approaches very closely the maximum theoretical value of 27\%, given by the total attenuation of a 25 kV W-tube spectrum in a 300 \( \mu \)m Si sensor. The penalty for the increased spatial resolution obtained at higher energy thresholds is the reduction of the DQE(0). The most pronounced decrease was observed for the threshold set to 18.6 keV with a DQE of \( \sim 15\% \) at zero spatial frequency. Table I summarizes the results.

We can conclude from this study that increasing the threshold in the pixels is one means of improving the spatial resolution of the system but only at the expense of a decreased DQE. More complex functionality may eventually be implemented in the pixel electronics to overcome this degradation.

### IV. ENERGY WINDOW MEASUREMENTS

The measurements in the previous section were made using the single low threshold. In what follows, we examine the behavior of the system using an energy window in all pixels.

The threshold tuning was performed for both the low and the high threshold as described in Section II-A. The tuned device was placed under the X-ray tube mentioned earlier using the usual W target with 2.5 mm Al filter, but this time setting a tube voltage of 50 kV. The photon spectrum was measured by scanning the low threshold over an energy range from 7 to 55 keV, at the same time adjusting also the high threshold with a fixed offset in DAC steps from the low threshold DAC. In this way, a constant energy window between the low and the high threshold was achieved.

In Fig. 8, the mean count is plotted as a function of the center of the energy window. Three threshold windows widths were used: 2, 3, and 4 DAC steps, corresponding to 1.4, 2.1, and
which were associated with the Sn of the eutectic Sn/Pb bump bonds (K-alpha 25.2 keV, K-beta 28.5 keV) as well as peaks coming from the Ag (K-alpha 22.1 keV and K-beta 24.9 keV) which is contained in the glue used to mount the detector/sensor assembly on the PCB. Fluorescence from the silicon itself and from Al lines is very weak and occurs at much lower energies (<2 keV) and other metals such as Ti are present in much smaller quantities. As the observed fluorescence photons come from behind the sensor, they should also distort any image.

A plastic Swatch watch was placed near to the entry of the sensor and images taken at different energies with an energy window of ~3.5 keV. Some of these images are shown in Fig. 9. In Fig. 9(a) the image is rather clear although, as expected, the higher density components of the watch are rather opaque as the lower energy photons are easily absorbed. In Fig. 9(b), the effect of the fluorescence photons is quite evident. Even though we are selecting harder photons than in Fig. 9(a), there is a blurring of the image probably due to the fluorescence photons coming from underneath the sensor or chip. In Fig. 9(c), the image becomes much clearer as the energy window is now above the emission lines of Sn and Ag. Finally, in Fig. 9(d), one observes that these harder X-rays reveal more objects hidden behind the denser components of the watch. Although a more systematic and quantitative study is needed, these results may be the first images taken using such a spectroscopic imager revealing the potential of such devices where only broadband X-ray sources are readily available.

V. CONCLUSION

In this paper, we have examined the influence of a low threshold on the performance of a photon counting X-ray imaging system. By increasing the low threshold used, it is possible to have improved spatial resolution but at the expense of DQE.

The high threshold of the Medipix2 system has been used, and a minimum window width of ~1.4 keV was obtained. Images were taken proving the potential for such a spectroscopic imaging system where only broadband X-rays are available. Fluorescence as a source of image degradation could be identified by the study of spectra taken with different windows. These results are important as they provide first hints of the potential for such spectroscopic imaging devices.

There is ample room for improvements in a future system. Using a deeper submicron CMOS process, it should be possible to overcome the combined effects of charge diffusion and threshold variation on the performance of such a system in terms of energy resolution by summing the charge from neighboring pixels [11]. It is also possible to envisage the integration of several threshold windows with multiple counting registers on every pixel. This opens up the possibility of true color X-ray imaging. In particular one could think to filter out unwanted fluorescent energies. A 4-side buttable assembly should be developed enabling the construction of a large area imager.

ACKNOWLEDGMENT

The authors would like to thank their colleagues in the Medipix2 Collaboration (see http://www.cern.ch/MEDIPIX).

2.5 keV, respectively. The overall shape of the so measured spectrum shows a tail at lower energies as a consequence of charge diffusion in the sensor. Furthermore, we observed peaks
In particular, H. Verdoes and J. Visheers provided much support with the readout system, and the software used here was based on the Medipix4.0 system which was provided by their colleagues in the University and INFN Section, Naples, Italy.

REFERENCES


PAPER VII

Electron imaging with Medipix2 hybrid pixel detector
Electron imaging with Medipix2 hybrid pixel detector


*MRC Laboratory of Molecular Biology, Hills Road, Cambridge CB2 2QH, UK
*PIE Division, CERN, 1211 Geneva 23, Switzerland

Received 24 June 2006; revised in revised form 4 October 2006; accepted 17 October 2006

Abstract

The electron imaging performance of Medipix2 is described. Medipix2 is a hybrid pixel detector composed of two layers. It has a sensor layer and a layer of readout electronics, in which each 55 μm × 55 μm pixel has upper and lower energy discrimination and MHz rate counting. The sensor layer consists of a 300μm slab of p-type ion implanted silicon and this is bonded to the readout chip. Experimental measurement of the detective quantum efficiency (DQE) at 120keV shows that it can reach ~85% independent of electron exposure, since the detector has zero noise, and the DQE(Nyquist) can reach ~35% of that expected for a perfect detector (4π2).

Experimental measurement of the modulation transfer function (MTF) at Nyquist resolution for 120keV electrons using a 60 keV lower energy threshold, yields a value that is 50% of that expected for a perfect detector (2π). Finally, Monte Carlo simulations of electron tracks and energy deposited in adjacent pixels have been performed and used to calculate expected values for the MTF and DQE as a function of the threshold energy. The good agreement between theory and experiment allows suggestions for further improvements to be made with confidence. The present detector is already very useful for experiments that require a high DQE at very low doses.© 2006 Elsevier B.V. All rights reserved.

PACS: 85.60.Gj; 07.78.+u; 87.64.Ee

Keywords: Hybrid pixel detector; Imaging detectors; Electron microscopy

1. Introduction

Electron cryomicroscopy (cryoEM) has become a widely used technique over the past few years in biological structure determination, with potential for substantial improvement [1]. Several different approaches are used depending on the size of the biological structure, the resolution required and the nature of the problem to be tackled. Recent improvements in microscope technology allow higher-resolution images to be acquired more conveniently. For example, field emission guns provide a more spatially and temporally coherent source of illumination, which enables images to be recorded with greater defocus and therefore improved contrast at low resolution, yet retain excellent high-resolution contrast. However, the full potential of the new microscopes can only be realised if the image recording medium also undergoes significant improvement. The most important detector qualities required are a high detective quantum efficiency (DQE), excellent resolution as measured by modulation transfer function (MTF), insensitivity to long-term radiation damage and other useful features, such as convenience, rapid readout, simplicity of archiving and reasonable cost. A high DQE implies high detection efficiency and a narrow gain variance coupled with low added noise, while a high MTF requires minimal signal or charge spreading to adjacent pixels. If readout noise can be completely eliminated, as with the Medipix2 detector described here, then a high DQE can be retained down to arbitrarily low-dose exposures.

The general advantages of electronic detectors over the more traditional film methods have been reviewed [2] and only the key conclusions will be summarised here. The
outstanding advantage of film is the excellent spatial resolution, with pixel sizes of 5 \( \times 10 \) pm (film scanners are able to scan with a resolution of 1 \( \mu \)m [3]). The sensitive area of the film is over 16,000 pixels square (100 Mpix). However, there are also some major disadvantages with film. The inherent fog level produces a high background at the level of several primary electrons per pixel, resulting in poor signal-to-noise ratio (SNR) for weaker exposures [4]. The processing and scanning steps are also laborious introducing an inconvenient delay between image acquisition and assessment of the results. Detectors which allow the user to carry out on-line assessment of the data are desirable.

The first widely used electronic detectors for cryoEM were based on cooled, low-noise CCDs, developed originally for optical astronomy [5,6]. However, CCDs have not been used for direct detection of electrons because radiation damage causes rapid deterioration in performance [2]. A common technique, which avoids radiation damage and is used in most CCD cameras, is to use a phosphor-coated fibre optics assembly, optically coupled to the CCD. The primary electrons incident on the phosphor produce visible light photons, which are imaged onto the CCD through the fibre optics. The transfer of light involves a number of optical interfaces, where multiple scattering results in loss of resolution [7]. Binning adjacent pixels can help but reduces the number of independent pixels to far less than are available with film. Although CCDs have much lower noise than film, significant levels of readout noise and dark current noise remain. The former is minimised by employing double correlated sampling at the output and the latter by cooling. In many applications, the intrinsic CCD noise is much less than the shot noise in the image in which case the intrinsic noise is acceptable. The main applications of CCDs have been in those situations where the somewhat lower resolution (compared to film) is acceptable, e.g. in recording electron diffraction data [8], in focusing and alignment of the beam [9], or where the advantage in having immediate access to the stack of aligned images outweighs any disadvantage, such as with electron tomography [8].

Hybrid pixel detectors like Medipix2 are direct electron detectors, that count individual events, rather than giving an output proportional to the charge created by multiple events. Before we describe our evaluation of Medipix2, it is worth mentioning two other detectors we have recently investigated.

Monolithic active pixel sensors (MAPS) [9] give a proportional output in a similar way to phosphor-coated, fibre-optics-coupled CCD detectors. They operate by collecting charge from the cloud of electron hole pairs generated in a semiconductor layer by the passage of a high-energy electron. The charge collection, readout and reset electronics for a pixel is contained within the pixel and fabricated in CMOS on the epilayer. One MAPS device tested previously for electron detection [9,10] contained 525 \( \times 525 \) pixels with a 25 \( \mu \)m pitch, and a \( \sim 4 \mu m \) epilayer.

The MAPS device, which was not radiation hardened, was evaluated at 120 keV for resolution, sensitivity and susceptibility to radiation damage [10]. More recent unpublished tests have extended these measurements up to 300 keV. The main conclusions are that the resolution and sensitivity are very good but the devices need to be radiation hardened before being suitable for practical use.

We also tested another CMOS sensor, the STAR250 (512 \( \times \) 512 pixels with a 25 \( \mu m \) pitch), designed by FIPfactory using radiation hard technology [11]. The tests on the STAR250 complemented our work on MAPS [10] and focused on the radiation hardness, by measuring the degradation in imaging performance at 50 keV following irradiation. The results showed that residual contrast was \( \sim 80\% \), after correction for increased dark current, following irradiation with \( 5 \times 10^6 \) electron/pixel (40,000 electron/\( \mu m^2 \)), which corresponds to 1 MeV. With this tolerance to radiation damage, the STAR250 would have a useful lifetime of \( \sim 1 \) year in cryoEM applications clearly demonstrating the feasibility of radiation hard direct electron detectors.

2. Technical description of the Quad-Medipix2 hybrid pixel detector

The Medipix2 chip designed within the Medipix collaboration [12] was derived from a series of similar detectors, which have been developed in particle physics at CERN [13] for precise particle tracking under hostile conditions. The main changes to the design have resulted in a square pixel of smaller size along with different readout electronics needed for imaging rather than particle tracking applications. Medipix2 is a hybrid pixel detector, consisting of a pixelated monolithic sensor layer (a thin layer of silicon, with metal electrodes arranged in a square lattice) with individual pixels bump bonded to a readout electronics chip [14,15] with the same pitch and number of pixels. A review, containing a much more detailed description of direct detectors will be published shortly [16]. An incident photon or electron interacting with the silicon sensing material creates electron hole pairs in the sensor layer, which has a bias voltage applied across it. Under the influence of the drift field, the charge (electrons or holes depending on the polarity of the bias voltage) drifts to a collecting electrode and is transferred across the bump bond to the input amplifier on the readout chip for further processing. The amount of charge collected is proportional to the number of electron hole pairs produced, which in turn is proportional to the energy deposited in the sensor layer. For this reason, the terms "collected charge" and "deposited energy" will often be used interchangeably. Each pixel on the readout chip consists of an amplifier, a discriminator with a lower and upper threshold and a 13-bit counter allowing each pixel to set as an independent detector. Each pixel is capable of counting at 1 MHz, though this may be slightly lower if a large amount of energy is deposited in each event. An image is acquired by
allowing all pixels to count (in parallel) for a selected time, which can be set from a fraction of a second to many minutes; they are read out, at present serially, at the end of the ‘exposure’.

The development of the first photon counting chip within the Medipix collaboration [12] was the Medipix1 chip [17], consisting of an array of 64 × 64 pixels, each pixel being 170 × 170 μm² in area. An early evaluation of the Medipix1 chip (with a 800 μm thick sensor) was made for recording electrons at 120 keV. The results showed a number of useful properties (excellent linearity and high counting rates per pixel) but also highlighted some of the shortcomings in the design (non-linearity in threshold settings at higher energies and the small total area) [18]. These and many other measurements made within the Medipix collaboration have influenced the design of the more recent Medipix2 chip [14,15], which this paper investigates.

Medipix2 has 256 × 256 pixels, each of 55 × 55 μm² area and bonded to an Application Specific Integrated Circuit (ASIC) chip with the readout electronics and containing the same number of pixels. The Medipix2 ASIC was designed in 0.35 μm CMOS technology (as opposed to the 1 μm SACMOS technology used for Medipix1), which allowed far more functionality to be incorporated in the electronics despite the smaller pixel size. Although each pixel is now only 55 μm², each pixel has 504 transistors and a single chip contains ~33 million transistors.

The operation of the Medipix2 is arranged as follows. Charge collected from the silicon detector layer by an incoming electron is amplified by the first element of the pixel electronics. The dual discriminator has both lower and upper thresholds, but only the lower threshold has been used for all measurements described herein. The design of the new ASIC [14] ensures excellent linearity up to ~80,000 electron hole pairs, which makes it possible to set the lower threshold over the range of energies of interest for EM applications (it takes 3.6 keV to produce an electron hole pair in silicon and so a single 200 keV primary electron can produce ~39,000 electron hole pairs). Events which satisfy the threshold criterion increment the counter, which is read out sequentially at the end of the exposure. Since the energy deposited by electrons is large (typically up to 100 keV) compared to the noise levels it is possible to obtain excellent signal-to-noise ratio for their detection. It has been shown already [4] that noise levels in single chip recording of 120 keV electrons are vanishingly small. This makes Medipix2 unique amongst electron detectors in providing noiseless operation, which is potentially very attractive for some applications; e.g. recording of an image in a number of successive frames (dose-fractionated image acquisition), which can be analysed later to observe the changes during the series of images. If this is attempted for detectors with some readout noise, such as CCD detectors, noise is simply accumulated with a reduction in S/N ratio.

Most of the results in this paper were obtained with a tiled multichip detector [14], consisting of four readout chips bonded to a single 300 μm silicon detector. We refer to this as the Medipix_Quad. The Quad detector contains 516 × 516 pixels with the same pixel size as for the single chip, viz. 55 μm. The readout ASIC was originally designed to be 2-side battleable, which allows linear tiling of two rows of four chips without dead spaces, but with one proviso. Due to some space constraints, the edge pixel between chips is three times larger than the other pixels; this factor needs to be corrected in the analysis software. The pixel in the centre of the detector, at the centre of the ‘cross’, is thus nine times bigger than the square pixels. A special two-layer board was designed and constructed [19] for tiling up to eight chips on the board in a 4 × 2 configuration. However, only four chips, in a 2 × 2 configuration were mounted in the assembly used in these measurements. Data readout for the Quad is carried out serially by connecting the four chips in a daisy chain; the readout time is increased by a factor of 4 compared to a single chip, but this constraint could easily be removed.

The complete cycle of exposure, readout and data storage in Medipix2 is controlled by Medisoft4 software [21]. When initially powering up the chip there is an initialising phase when the software carries out a series of checks; for the presence of the National Instruments Digital Input/Output (DSO) card in the control computer, the operation of the Medipix2 interface [20], the operation of the Medipix2 chip, the counting of the number of chips in a multichip module, a check on the quality of bump-bonding; and a check for the functionality of the communications registers on the chip. There is a global setting for the lower threshold value but additionally, a 1-bit DAC is used for correcting the small differences in the thresholds in different pixels to obtain a better uniformity of response. A mask file, containing the optimised DAC values and location of malfunctioning pixels is loaded prior to data acquisition. The noise levels in the threshold distribution can be reduced from ~550 e⁻ to 110 e⁻ by adopting this procedure [14].

3. Experimental details

3.1. Quad mounting in the F30 electron microscope

The multichip board carrying the Quad detector is mounted on a specially constructed steel plate as shown in Fig. 1. The plate forms the base of a cylindrical vessel, which becomes part of the microscope vacuum chamber. The readout electronics, located at the edges of the detector, are protected by a metal shield against direct electrons to reduce the effects of radiation damage. As mentioned earlier the detector is mounted on a board designed for eight chips but with only four positions populated by the Quad, which is located below the metal shield centred under the square hole. The output signals and the detector bias voltage are connected via a multi-pin
plug and a coaxial cable (on the right side in the photograph shown in Fig. 1) to the vacuum feed-through connectors and exit at the readout electronics, which is located outside the vacuum. Great care was exercised in the mechanical design of the base plate to avoid any radiation leakage.

3.2. Energy calibration of the threshold voltage

In order to set the threshold voltages accurately for different electron energies, it is essential to calibrate the threshold voltage as a function of the incident electron energy. Fig. 2 shows the measured response of the Medipix2, in terms of counts/pixel, at 20, 40, 80 and 120 keV, to a uniform beam as a function of the threshold voltage, $V_{th}$. At each energy, the beam intensity was adjusted to ensure approximately 4000 counts/pixel in each frame at high $V_{th}$, where only a small amount of energy needs to be deposited in a pixel in order to record an event; the actual number of primary electrons was substantially less than 4000. The extrapolated intercepts at zero counts in Fig. 2 are assumed to be the threshold voltages corresponding to 20, 40, 80 and 120 keV. This assumes that a fraction of the electrons enter and deposit all their energy near the centre of a pixel and that the collected charge for these events corresponds to that generated by the total energy. The inset in Fig. 2 plots the extrapolated threshold setting versus the incident energy along with the least-squares fit to a straight line through the data. The least-squares fit gives a conversion factor from $V_{th}$ to incident electron energy of $-0.40\,\text{keV/mV}$. As the negative slope implies, higher values of the threshold control voltage applied to each pixel in the chip and expressed in mV, correspond to a smaller amount of energy, expressed as keV, impinging on the pixel and required to trigger a count.

3.3. Response of the Quad to electrons at energies between 120 and 300 keV

To assess the overall imaging performance of the Quad over a wide range of energies, the shadow image formed by introducing a standard EM grid into the position normally occupied by the pointer (a 360-mesh grid produced a pattern with $\sim 650\mu\text{m}$ spacing at the detector) was recorded at a number of energies between 120 and 300 keV. A montage of six such images is shown in Fig. 3(a). The most striking feature of the images, easily visible, is the gradual deterioration of the resolution as the electron energy is increased above $\sim 180\,\text{keV}$; at the two extreme energies, the difference is striking: the image at 120 keV is very sharp whereas the one at 300 keV is very blurred. The resolution problem is also illustrated by an alternative technique illustrated in the two images of single electron events recorded at 120 and 300 keV in Fig. 3(b) and (c). Single electron images are obtained by reducing the illumination of the electron beam to extremely low levels in these cases to $\sim 1$ electron/100 pixels/frame. It can be observed that the number of multi-pixel events per electron is higher at 300 keV than at 120 keV due to greater charge spreading to adjacent pixels. This extra charge sharing accounts for the poor resolution in Fig. 3(a) at high electron energy. Monte Carlo simulations of electron tracks in silicon were performed to explain these results and these are discussed in greater detail in Section 4.
We have already discussed the complete lack of radiation damage to the single Modjeski3 chip at 120 keV [4]. The experiments for radiation damage measurements have been repeated at 120, 130, 150, 180, 200 and 300 keV. As for our previous experimental set-up, the edges of the Quad were protected by a metal shield so that the readout electronics were protected from direct radiation. The only radiation affecting the readout electronics chip would need to have travelled through the silicon detector layer. The tests for radiation damage were made by illuminating a very small circular area of the detector at high intensity. The irradiation period was kept short to minimise beam...
drift, small drifts were corrected manually during the experiment. The intensity of the beam at the detector was set at 115,000 electron/pixel/s, which produces a total of 4 × 10^6 electron/pixel over a period of 1 h. This corresponds to ~1.5 3 × 10^11 electrons/m^2. The radiation incident on the incident electron energy. There was no discernible damage, as seen in grid images examined at the completion of the exposure, up to 200 keV. However, there was rapid deterioration of the image when the energy was set to 300 keV. In fact, at a dose level estimated to be between 100 and 150 krad, the irradiated area was non-functioning, and effectively dead. The experiment has not been repeated to establish the threshold for radiation damage as it is was decided to operate Medipix2 only at those lower energies in which there was no radiation damage. The results on radiation damage at 300 keV (and no damage at lower energies) can be explained on the basis of the Monte Carlo simulations shown in Fig. 4(c) in Section 4. The range of 300 keV electrons (in silicon) is such that a fraction of the incident electrons is transmitted through the detector layer and is presumed to cause the damage. Since these radiation damage measurements were made, a newer version of the Medipix2 chip that is more radiation tolerant has become available but this has not yet been tested.

4. Monte Carlo simulations

Monte Carlo simulations are a valuable tool for understanding the interactions of high-energy electrons and matter. Computer programs, such as Geant4 [22], GEANT4 [23] and Penelope [24] are readily available for performing detailed simulations. A number of models for Medipix2 were tried but the simple one described here gives a surprisingly good description of the observed behaviour.

We assume that monochromatic high-energy electrons, at normal incidence, instantaneously pass through, backscatter from, or come to rest in the sensor layer. The energy lost along the trajectory of an incident electron is assumed to be deposited locally and results in the production of electron hole pairs, with the number produced being proportional to the energy deposited. Under the influence of the applied bias, electrons and holes migrate to opposite sides of the detector. Because of the high bias voltage and purity of the detector layer it is assumed that lifetime effects can be ignored. The charge distribution arriving at the pixelated electrode will, however, be broadened by the lateral diffusion of the charge carriers as they migrate across the detector layer. The displacement of charge carriers inside the detector layer will also produce transient voltages at the pixel electrode but their contribution to the total integrated signal is small. The final analogue signal passed to the threshold electronics is directly proportional to the integral of the charge distribution. In the present model, this depends only on the lateral distribution of energy and lateral diffusion of charge carriers. Even if the charge collection efficiency was not exactly 100%, this would not significantly affect the final conclusions.

To model the energy deposition in the detector layer a Monte Carlo program was written that explicitly keeps track of the energy loss and its position along the incident electron trajectory. The program follows the approach outlined in the book by Key [25], in which elastic scattering is described by a screened Rutherford cross-section and energy loss by the continuous slowing down approximation, CSDA. Trajectories were terminated when the energy fell below 1 keV. Relativistic corrections were found to be important: for example, ignoring relativistic corrections leads to an upturn in the predicted back scattering coefficient above 90 keV which is not seen experimentally [26]. Full Monte Carlo calculations in which inelastic collisions were treated explicitly using inelastic cross-sections provided by Bichsel [27] were also carried out. While this did produce a few rare events in which electrons had far greater range, the calculated properties of Medipix2 were almost identical to those from CSDA calculations. With hindsight this is not surprising since, except for very low thresholds, the response of an individual pixel always involves a large fraction of the total energy of an incident electron. Note that this will not be the case for detectors such as the MAPS detector described earlier, where only a small part of the trajectory of an incident electron is recorded. In such detectors, there will be an intrinsic variability in the amount of energy deposited and a consequent reduction in the DQE.

The lateral diffusion of charge carriers between the point of generation and point of collection was taken into account by convolving the deposited energy with a Gaussian distribution whose width, σ, depends on the deposition depth. In simulations by Thust [28] of the charge carrier diffusion in Medipix2 resulting from γ-ray absorption, the width of the distribution was found to be a
function of deposition depth, but since 120 keV electrons do not penetrate very deeply, a single fixed width of 10 µm was used here. Mathias [32] found a value of 7.5 µm for shallow deposition depths such as found for 120 keV electrons, but a value of 160 µm gave a better agreement with the shape of the curves in Fig. 2. Note that, for an incident 120 keV electron, the contribution from lateral diffusion to the overall charge distribution width seen at the pixel electrode is much smaller than that resulting from the chaotic trajectory of the primary electron, so the exact width is relatively unimportant.

The Medipix2 simulation program accumulates all the contributions from along the trajectory of each electron arriving within a given pixel boundary and records a signal in the pixel, if the sum exceeds a specified threshold. Various refinements of this procedure were also included. In particular, the calculations were also done with the detector layer divided into multiple layers of possibly different materials. Non-uniform collection efficiency over a pixel was also simulated by dividing a pixel into sub-pixels and calculating an effective pixel response from the weighted sum of the sub-pixels.

Examples of calculated electron trajectories for 120, 200 and 300 keV electrons in 300 µm silicon are shown in Fig. 4(a)–(c), respectively. The rapid increase in electron range with energy can be seen. This, coupled with the increase in rate of energy deposition per unit length as well, gives rise to the increase in likelihood of production of new tracks and hence the increased fraction of incident energy evident in Fig. 3(a). At 200 keV none of the incident electrons in a CSDA calculation is able to penetrate through the 300 µm silicon layer. However, in our full Monte Carlo calculations, in which both inelastic and elastic collisions are treated stochastically, 1 in 2 x 10⁶ electrons do get through. At 300 keV, approximately 7% are transmitted in both the CSDA and non-CSDA calculations. Assuming the ASIC is damaged by transmitted electrons the simulations confirm our findings on radiation damage, which was not detected at 200 keV but became very severe at 300 keV. To operate at higher voltages, a thicker sensor layer could be used but, due to the increased lateral spread of incident electrons, any such detector would also require a greater pixel size. Alternatively, a denser material such as GeTe could be used in the sensor. Fig. 4(d) shows calculated trajectories of 300 keV electrons in a 300 µm GeTe layer. No electrons pass through the layer and the lateral spread is not that much greater than that of 120 keV electrons in silicon. Provided fabrication difficulties can be overcome, a detector with a 300 µm GeTe sensor layer and 35 µm pixels should therefore be usable with 300 keV electrons.

The simulated electron tracks at different energies shown in Fig. 4(a)–(c) do not contain any detailed information about the amount of energy deposited along each path in the detector layer. It is possible to calculate the volume over which the total energy is deposited but this information is not enough to predict the sensitivity of adjacent pixels to incident electrons. For example, it can be seen from Fig. 4(a) that a 120 keV electron entering the centre of a 55 µm pixel would generally deposit most of its energy in that central pixel and not share much charge with any adjacent pixels. However, if the electron were to enter near one edge, then two pixels might share the energy. An electron hitting near a corner might share its energy between 3 or 4 pixels and have a good chance of triggering 3 or 4 pixels, depending on the energy threshold selected and the precise path of that individual electron. The number of triggered pixels at 200 or 300 keV is considerably higher than at 120 keV. A critical parameter in determining the number of triggered pixels is the lower threshold preset for each pixel. We have seen in Section 3.3 that it is possible to reduce the number of counts per electron by operating at a higher threshold.

4.1 Variation of counts with threshold: simulations and experimental measurements

Monte Carlo simulations were used to predict the response of Medipix2 to 120 keV electrons in terms of the variation of the measured total counts as a function of the applied threshold. It can be seen intuitively that for threshold values greater than 60 keV it is only possible for a 120 keV electron to deposit sufficient energy for a pixel to record a count in a single pixel. As the threshold is lowered below 60 keV, it is possible to deposit sufficient energy in two adjacent pixels above the threshold value resulting in two counts from a single incident electron. With progressively decreasing threshold it is possible to record an event in 3 or 4 and very rarely 5 pixels from a single incident electron.

In Fig. 5, the measured counts versus threshold voltage using the same data shown in Fig. 2 for 120 keV have been re-plotted against threshold energy using the conversion derived in Section 3.2. Also plotted are simulation results for the expected total number of counts and its decomposition, as explained in the figure caption, in terms of events involving 1–5 pixels. The simulation results were obtained by calculating the response as a function of threshold to electrons randomly distributed over a pixel. The experimental number of incident electrons per pixel was not known accurately, and so the simulation results were scaled to fit the observed number of counts at low threshold energy. This required 2100 incident electrons per pixel in agreement with rough estimates based on the illuminated area and total beam current. With this assumption, the predicted total number of counts versus threshold energy can be seen to fit the measured results very well.

The dotted region in Fig. 5 represents the contribution to the total counts from events where an incident electron is recorded in only one pixel. This is quite small at low thresholds as the nature of the trajectory of a 120 keV electron and lateral charge diffusion within the sensor layer combine to make it unlikely for charge to be collected in only one pixel. As the threshold is increased the overall number of counts falls, but the fraction recorded as single count events increases.
Beyond 60 keV only single pixel events are recorded. At a threshold of 60 keV, 1330 counts are recorded and, as explained in Section 6, since these are single pixel events the corresponding DEQE(0) is simply 1330/1330 = 0.63.

4.2 Simulation of single electron events at 120 keV

The simulations described in Section 4.1 predict the number of counts per electron expected in Medipix2 but do not address the question of the spatial distribution of the counting pixels. To investigate this, Monte Carlo simulations were carried out in which 120 keV electrons were randomly distributed over a seed pixel and the various patterns of response in the seed and neighbouring pixels recorded as a function of threshold energy. A montage of the most likely patterns of response to an electron incident on the centre pixel of the 3 x 3 grid is shown in Fig. 6. Only representatives of symmetry related patterns and events in which at least 10 keV is deposited in each pixel are shown. As the threshold is varied the possible events and their relative probability change. The patterns in Fig. 6(a) can represent all possible events that occur with a total probability of greater than 0.5%, when the threshold is set to 10 keV. Of these only Fig. 6(a) (i) occur with the threshold set to 20 keV. Fig. 6(a) (j) at 40 keV and Fig. 6(a) (k) at 60 keV. With the threshold set above one half of the incident energy, an incident electron is only ever recorded in a single pixel, but this need not be the pixel on which the electron was incident. Fig. 6(a) shows an event which occurs with greater than 0.1% probability at thresholds around 50 keV, in which the incident electron is scattered through the neighbouring pixel to be recorded in the next-nearest neighbour pixel.

5. MTF

The MTF describes the spatial frequency variation of the response of a detector to a sinuosoidal input signal. It is measured by comparing the measured output amplitude spectrum to that of an input signal with a known amplitude spectrum. In electron microscopy, the shadow of a straight edge [29,30] is usually used but other sources such as holographic fringes [31] may be used.

The MTF of the Medipix2 was measured at 40, 80 and 120 keV using a variation on the edge spread method. We used hysteresis images of a 0.5 mm gold wire held at the point of a microscope, the edges of the wire being oriented at a slight angle to the detector pixel grid. As the observed number of counts in a pixel decreases with increasing threshold, the beam intensity was adjusted at each electron energy to ensure as many counts as possible without overloading the pixel counter. In practice, this meant 4000 counts in each pixel during a 1 s frame. In order to improve statistical precision, 20 frames were added together at each threshold. The Medipix2 detector
used here contained a number of defective pixels and, to avoid artefacts, a mask from a bright-field image was used to eliminate these from subsequent analysis.

In the analysis, the position and orientation of an edge was first determined and then the distance of each pixel from the edge determined. One edge of the wire was found to be slightly curved and this edge was fitted by a quadratic and the perpendicular distances of the pixels from the edge determined. Results from the edges analysed together, separately and by breaking the edges into small sections, gave similar results. Having found the edge position, bright, b, and dark, d, field values were determined from averages of the pixel values on opposite sides, and well away from the edge. The bright and dark values were then used to define a normalised edge spread curve, $n(x)$:

$$n(x) = (e(x) - d)/(b - d)$$  \( (1) \)

where $e(x)$ consists of the average pixel values at distance $x$ from the edge and with the convention that negative distance corresponds to being in the shadow of the gold wire. Edge spread curves obtained with 120 keV electrons at four different energy thresholds are shown in Fig. 7. As the threshold is increased, viz. 122, 56.4, 80.5 and 106.6 keV, the slope of the edge can clearly be seen to increase.

Analysis of the edge spread function results was made easier by the observation that a model for the pixel response function consisting of a single, threshold-dependent, Gaussian is sufficient to describe the observed results. Within this model both the line spread function and MTF can be expressed, in terms of the complementary error function erfc, as:

$$n(x) = (1/2) \text{erfc}(-x/a)$$  \( (2) \)

in which $a$ is the half-width of the corresponding line-spread function at f(cut).

The final model parameters (edge position and orientation, dark and bright field values, and line spread width) were obtained by a least-squares minimization of the difference between the measured and predicted values for each pixel. The fitted edge spread curves are shown in Fig. 7 and, while more complicated models could have been used, the agreement with experiment made this unnecessary.

Monte Carlo simulations of an opaque edge were used to generate images analogous to those obtained experimentally. As with the experimental data, the resulting edge spread curves could also be fitted by a single Gaussian line spread model.

The MTF is given by the Fourier transform of the Gaussian line spread function [32] and, in the present case, this means that the MTF is also given by a single Gaussian. In particular, the Nyquist MTF is given by $\exp(-\pi^2 a^2)$, where $a$ is the distance from the edge.

The agreement between the measured and simulated results is very good.
As the threshold is increased, the MTF rises above the value of 2π that would be expected for a perfect detector. This represents a reduction in the effective pixel size at high thresholds due to the fact that an electron effectively has to be incident on the centre of a pixel in order to be counted [33]. The increase in MTF with threshold is accompanied by a reduction in the number of electrons being counted, and a consequent drop in the DQE, and so using high values for the threshold to take advantage of the increased MTF would not normally be recommended.

6. DQE: theoretical and experimental value

The DQE provides a figure of merit for a detector. It measures how much noise is added to the image by the detector and is defined as [22]

\[ \text{DQE} = \frac{\left( S/N \right)_\text{MTF}^2}{\left( S/N \right)_\text{noise}^2} \]  

(3)

in which \( S \) and \( N \) refer to the signal and noise, respectively. MEDIPix2 has no intrinsic noise so far as there are no counts when there are no incident electrons. However, there is stochastic noise which depends on the particular paths taken by a particular electron and this causes the rms deviations (i.e., the number of counts) to exceed that expected from the incident electron statistics. The DQE of the MEDIPix2 is a function of the threshold and, as with all detectors, the DQE at the output is smaller than at the input and so the DQE is always less than 1. The MEDIPix2 is always used with the lower threshold set above the noise level. In this mode, it acts as a noiseless quantum detector whose DQE can be measured in the novel way described below.

The dispersed energy deposition along the chaotic trajectories of incident electrons, coupled with the drift of charge carriers in the detector layer, results in the signal from an electron incident on one pixel spilling into adjacent pixels. With the threshold set to greater than one half of the incident energy, an electron can only ever be recorded in one pixel, which may or may not be the one on which the electron was incident. As the threshold is lowered below half of the incident energy it becomes possible to record an incident electron in 2 pixels and so further lowering the threshold it is possible to record counts from single electrons in 3 or more pixels. The MEDIPix2 detector is therefore acting as a stochastic amplifier of the type studied by Zweig [34,35]. The output signal and noise from such an amplifier with average gain, \( g \), and gain variance, \( \sigma_g^2 \), are related to the input values by

\[ S_{\text{out}} = g S_{\text{in}} \]  

(4)

and

\[ N_{\text{out}}^2 = g^2 N_{\text{in}}^2 + \sigma_g^2 S_{\text{in}}. \]  

(5)

The arrival of incident electrons is a random process for which \( N_{\text{in}}^2 = 5\mu \). Using this, and Eqs. (3) (5), gives

\[ \text{DQE} = \frac{\langle g^2 \rangle}{(\langle g^2 \rangle + \sigma_g^2).} \]  

(6)

If the number of incident electrons is known, the probability of recording the arrival of an electron in 0, 1, 2, ... pixels can be estimated by counting the number of corresponding events. If \( p_i \) is the probability of recording an incident electron in \( i \) pixels then

\[ g = \sum_i p_i \]  

(7)

and

\[ \sigma_g^2 = \sum_i p_i g_i - g^2. \]  

(8)

Substituting these into Eq. (6) gives

\[ \text{DQE} = \left( \frac{\sum_i p_i g_i}{\left( \sum_i p_i \right)} \right)^{2} / \left( \sum_i p_i \right) \]  

(9)

Note that when the threshold is set above half the incident energy, \( p_i = 0 \) for all \( i \) greater than 1 and the DQE becomes simply equal to \( p_i \). That is, the DQE is simply equal to the probability of recording an incident electron in a pixel.

Measurements of the DQE of the MEDIPix2 as a function of threshold were made by illuminating it with a uniform electron beam containing on average 240 electrons (all images were recorded for 1 s). Since there are \( \sim 65,000 \) pixels available in MEDIPix2 the probability of a pixel being hit by 2 or more electrons, as well as neighbouring pixels being hit, is very small. The individual electron events in each image were analysed and the number of events with 1, 2, 3 and 4 pixels recorded. The total number of incident electrons varies from image to image and in order to calculate the probabilities needed in Eq. (9) an estimate of the total number of incident electrons is needed. To obtain this, the number of “zero count” events was estimated based on the actual number of observed single, double and triple events and their predicted ratios to “zero count” events from Monte Carlo simulations. Fig. 9 shows the measured number of events involving 1, 2, 3 and 4 pixels, along with the estimated number of “zero count” events. Also shown are simulation predictions for the number of 0, 1, 2, 3 and 4 pixel events based on there being 240 incident electrons per image. Note that, since the detector has no intrinsic noise, the DQE should not change with the number of incident electrons counted per frame, up to the maximum count rate (\( \sim 1 \) MHz/pixel), and the maximum number of counts able to be stored (\( 8 \times 10^8 \)).

The DQE as a function of threshold, calculated using the experimental results in Fig. 9, is plotted alongside the predicted behaviour from Monte Carlo simulations in
Fig. 9. Plot of the number of incident single electron events registered as 0, 1, 2, 3 or 4 adjacent pixel counts as a function of the threshold energy with 120 kV incident electrons. The data plotted were obtained from a series of single frame exposures using about 200 electrons/frame. The lines are drawn through the data points to aid the eye.

Fig. 10(a). Also shown is the Nyquist frequency DQE obtained using the spatial frequency, $o$, generalisation of the expression for the DQE:

$$DQE(o) = DQE(0) \cdot MTF(o)^2 / NTF(o)^2$$  

(10)

in which MTF($o$) is the modulation transfer function described in the previous section and NTF($o$) is the noise transfer function defined by Meyer and Kirkland [30].

When the threshold in a Medipix2-like detector is set above half the incident energy, the noise power spectrum is a constant (because no incident electrons are either recorded in a single pixel or not recorded at all). In this case, NTF($o$) = 1 and the spatial frequency dependence of the DQE is determined solely by that of the MTF($o$). At lower threshold settings, the NTF falls below 100% and experimental and theoretical values are also shown in Fig. 10(b).

The Nyquist MTF of a perfect homogenous detector with 100% pixel filling factor is limited to 2/$\pi = 0.636$, which limits the Nyquist DQE of a Medipix2-like detector to at most $2/(\pi^2) = 0.405$, even if the DQE(0) = 1. Fig. 10(a) shows that the best that can be obtained for Medipix2 at 120 kV in practice is 0.14 using a rather low threshold setting.

For a good compromise between high DQE and high MTF, we recommend using a detector such as the Medipix2 with the threshold set to half of the incident
energy. With this setting the measured DQE at zero spatial frequency and Nyquist are 0.65 and 0.08, respectively. It is worth mentioning that these values are obtained even at extremely low incident flux and the Medipix2 is therefore an excellent detector for low-dose imaging. These values represent 65% and 20% of DQE(0) and DQE (Nyquist), respectively, for a perfect detector. Both of these numbers would be expected to improve if a high-density, high-Z material was used for the sensor layer, such as gallium arsenide or cadmium telluride instead of silicon, because of the expected improvement in MTF.

7. Conclusions

The performance of Medipix2 in detection of 120 keV electrons is very good in terms of MTF and DQE at the Nyquist resolution limit. At the optimal setting of the discriminator threshold at just below half the incident electron energy, it also has no noise and therefore no decrease in DQE for low-dose exposures. At higher voltages, the 300 µm thick sensor allows the energy and charge to spread to adjacent pixels, which reduces the MTF and DQE at Nyquist. Thus, together with the onset of radiation damage between 200 and 300 keV limits the use of the detector to lower energies, though the range of useful energies could be extended by using a cadmium telluride detector layer. Nevertheless Medipix2 in its current form will be very useful for certain kinds of very low-dose microscopy experiments. For example, it is believed (Glaeser and Henderson [36] and Henderson [37]) that mechanical movement or specimen charging hinders the low-dose images of organic or biological specimens as a result of radiation damage: dose-fractionated or stroboscopic imaging using a very low noise detector accompanied by extensive image processing of the resulting movies, may provide a way to circumvent the problem. In principle, images of moving specimens can be recorded on a sequence of frames using any type of detector, but these images can only be added together without loss of signal-to-noise ratio if the detector has no intrinsic noise.

Data from Medipix2 are read out serially, taking ~50 ms for a single chip. The four chips in a Quad are read out sequentially with a correspondingly increased readout time (120 ms). Future readout systems, employing parallel readout from groups of eight columns simultaneously, could reduce the readout times of each chip by a factor ~32 to less than 1 ms. It would also be useful if the number of point defects, seen most clearly in the 300 keV panel of Fig. 3(b), could be decreased, and the number of pixels increased from 512 × 512 through a greater amount of tilting.

A program to extend the Quads into larger areas has already been initiated, in a project called High Resolution Large Area X-ray Detector (RELAXD) by Pansuly [38], an industrial company, which has been closely associated with the Medipix2 collaboration. The Medipix2 chip needs to be re-designed to make it 4-wide, to be tiled into a larger array. The first phase should lead to a detector with a 3 × 3 array of Quads, i.e. with 1.5 k × 1.5 k in the detector. Depending on the experience with the first design, more challenging designs, with larger arrays, could be undertaken in future.

Acknowledgements

We are grateful to the CERN Medipix group for help and advice regarding all aspects of the Medipix assembly and its operation, the NIKHEF group for the hardware interface, MURGOS, the Nagoya group for the control software Medisoft and members of the Medipix collaboration for general advice and useful discussions. We would also like to thank H. Michels for providing tables of inelastic cross-sections for silicon.

References

PAPER VIII

The readout of a GEM or Micromegas-equipped TPC by means of the Medipix2 CMOS sensor as direct anode
The readout of a GEM or Micromegas-equipped TPC by means of the Medipix2 CMOS sensor as direct anode

P. Colas\textsuperscript{a}, A.P. Colijn\textsuperscript{b}, A. Fornaini\textsuperscript{b}, Y. Giomataris\textsuperscript{a}, H. van der Graaf\textsuperscript{b,*,}\textsuperscript{a}, E.H.M. Heijne\textsuperscript{c}, X. Llopart\textsuperscript{c}, J. Schmitz\textsuperscript{d}, J. Timmermans\textsuperscript{b}, J.L. Visschers\textsuperscript{b}

\textsuperscript{a}DAPNIA, CEA Saclay, 91191 Gif sur Yvette cedex, France
\textsuperscript{b}National Institute for Kernfysica and Hoge-Energiefysica (NIKHEF), P.O. Box 41882, 1098 XA Amsterdam, The Netherlands
\textsuperscript{c}CERN/Medipix Consortium, Geneva, Switzerland
\textsuperscript{d}University of Twente/MEGA+, The Netherlands

Available online 17 August 2004

Abstract

We have applied the Medipix2 pixel CMOS chip as direct anode readout for a TPC. For the gas amplification two options have been investigated: (i) a three-stage GEM system and (ii) a Micromegas mesh. The structure of the cloud of primary electrons, left after interactions of $^{12}$C nuclei with the gas, is visible with unprecedented precision. This proof-of-principle is an essential step in our project to realize a monolithic pixel sensor with integrated Micromegas, to be developed specially for the readout of TPCs, and applicable for drift chambers in general. © 2004 Elsevier B.V. All rights reserved.

PACS: 29.40.Cs, 29.80.Gx

Keywords: GEM; Micromegas; Medipix2; TPC; Pixel; Pixel-segmented anode

1. Introduction

Our goal is to develop a single-electron-sensitive monolithic device \textit{TimePixGrid} consisting of a CMOS pixel matrix \textit{TimePix} covered with a Micromegas \cite{1}. Each pixel is equipped with a preamp, a discriminator, a threshold DAC and time stamp circuitry. Such a sensor would replace the wires (or GEMs, or Micromegas), anode pads, feedthrough, readout electronics and cables of TPCs and could generally be applied in gaseous (drift) chambers. We intend to fabricate the Micromegas grid onto the TimePix chip by means of wafer post-processing technology.

The aim of the research presented in this paper is to prove the feasibility of a TPC readout system based on a CMOS pixel sensor in combination with either GEM foils or Micromegas.

\*Corresponding author.

\textit{E-mail address: vdgraaf@nikhef.nl} (H. van der Graaf)

0168-9002/\$ see front matter © 2004 Elsevier B.V. All rights reserved.

213
2. A pixel sensor + GEM system

We applied the Medipix2 chip [2, 4] as experimental readout device. This monolithic CMOS chip contains a square matrix of 256 × 256 pixels, each with dimensions 55 × 55 μm². Each pixel is equipped with a low-noise preamp, discriminator, threshold DACs, a 14-bit counter and communication logic. One edge of the chip has aluminum bonding pads. The outer dimensions of the chip are 16.12 × 14.11 mm². The Medipix2 chip has been designed for X-ray imaging applications. For that particular application, an X-ray semiconductor converter (i.e., Si or CdZnTe), in the form of a corresponding pixel matrix, is mounted onto the Medipix2 chip by means of bump-bonding. The assembly of a Medipix2 CMOS chip and an X-ray semiconductor converter forms a complete X-ray imaging device. For each pixel the number of absorbed X-ray quanta in a given acquisition time is counted, and the combined pixel content forms the X-ray image.

For a proof-of-principle, we combined a stack of three GEMs [5] with the Medipix2 chip (without the X-ray semiconductor converter), as depicted in Fig. 1. A small TPC was made with a drift volume of 100 × 100 × 100 mm³. The electric field in the drift volume was created by electrodes in the form of square wire loops put at linearly decreasing potentials. Insulating pillars placed outside the drift volume supported the corners of the wire loops. The printed circuit board of the Medipix2 was mounted in an insert in the aluminum base plate of the chamber. The surface of the Medipix2 was flush with the top plane of the base plate in order to create an homogeneous drift field between the bottom GEM and the Medipix2. All potentials were derived from a single resistor chain; the effective gas multiplication of the triple GEM could be varied by changing the potential of the top of the drift. The dimensions and potentials of all the electrodes are listed in Table 1.

The readout of our system is organized in the following way. The Medipix2 chip is connected through a MuroX2 interface [4] to a PC equipped with a commercial NT PCI board. No triggering

![Figure 1](https://example.com/figure1.png)

**Fig. 1.** The layout of the drift space, triple GEM and Medipix2 in the prototype test TPC.

<table>
<thead>
<tr>
<th>MEDIPIX2 + Triple GEM</th>
<th>April 1, 2003</th>
<th>February 9, 2004</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Top Drifter</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Distance to Medipix2 (mm)</td>
<td>117.2</td>
<td>118.8</td>
</tr>
<tr>
<td>Potential (V)</td>
<td>580</td>
<td>580</td>
</tr>
<tr>
<td>Bottom Drifter</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Distance to Medipix2 (mm)</td>
<td>17.2</td>
<td>18.0</td>
</tr>
<tr>
<td>Potential (V)</td>
<td>3355</td>
<td>3500</td>
</tr>
<tr>
<td><strong>GEM 1</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Top</td>
<td>9.8</td>
<td>10.6</td>
</tr>
<tr>
<td>Bottom</td>
<td>270</td>
<td>3073</td>
</tr>
<tr>
<td><strong>GEM 2</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Top</td>
<td>8.2</td>
<td>8.6</td>
</tr>
<tr>
<td>Bottom</td>
<td>1480</td>
<td>2300</td>
</tr>
<tr>
<td><strong>GEM 3</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Top</td>
<td>6.6</td>
<td>6.6</td>
</tr>
<tr>
<td>Bottom</td>
<td>893</td>
<td>1555</td>
</tr>
<tr>
<td><strong>Gas Gain</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Gas mixture</td>
<td>Ar/Isobutane</td>
<td>Ar/Isobutane</td>
</tr>
<tr>
<td></td>
<td>13k</td>
<td>10k</td>
</tr>
<tr>
<td></td>
<td>Ar/isobutane</td>
<td>Ar/isobutane</td>
</tr>
<tr>
<td></td>
<td>90/10</td>
<td>95/5</td>
</tr>
</tbody>
</table>
system was implemented: our readout was collecting all the ionization charge during a fixed acquisition time.

We irradiated the chamber with X-rays from $^{55}$Fe and $\beta$'s from $^{90}$Sr, using an Ar/methane gas mixture. On April 1, 2003, we recorded the image of Fig. 2. The signal response of the $^{55}$Fe quanta was distributed over more pixels than expected, and a gain of 1×c was required for the local pixels to cross their thresholds. We repeated these measurements in February 2004 with Ar/isobutane 95/5, allowing an even higher gas gain (18×c), and an image is shown in Fig. 3. Here, too, the distribution of the charge cloud ending on the pixel segmented anode is quite wide. Most of the $^{55}$Fe quanta will be absorbed in the top section of the drift space, and the cloud of primary electrons will be widened due to diffusion during the drift over a large section of the 100 mm long drift length. This in combination with de-focusing effects in GEMs seen by other groups [6] may explain the images. Another explanation may be the too low extracting field below the GEMs.

3. A pixel sensor + Micromegas system

In a second step, we placed a Micromegas onto the Medipix2. The Micromegas itself is a copper foil, thickness 5 μm, with holes of 30 μm diameter in a square pattern with 60 μμm pitch. The Micromegas is fixed onto the Medipix2 by means of poly-oxide pillars (height 30 μm, diameter 200 μm, pitch (square) 0.8 mm). Originally, each pixel of the Medipix2 chip is covered with an insulating passivation layer; the conductive pad (octagonal pad 25 μm wide) is large enough to accommodate a bump bond sphere. The electric field in the gap between the Medipix2 and the Micromegas is of the order of 7 kV/mm, and discharges may be expected when
some 70 percent of the anode surface is covered with an insulating material.

For this reason, the Medipix2 chips were post-processed at wafer level in the MESA+ clean room. The post-processing consisted in depositing a thin aluminum layer using lift-off lithography. This allows deposition of metal on the anode matrix without modification of the bond pads. The pixel pads were enlarged to reach a metal coverage of 80% in the anode plane (Fig. 4). Electrical tests showed that the pre-amplifier functionality was unaffected by this post-processing.

A cathode plane 15 mm above the Micromegas creates a drift gap. On the drift cathode, a voltage of −500 V was applied and −(250 300 V) on the Micromegas. The Medipix2 pixel pads were at ground potential. We flushed the chamber with Ar/isobutane 95/5.

The signals from $^{55}$Fe became visible at a Micromegas potential of 290 V. We measured a gas multiplication factor of 500 for this voltage. Assuming an average number of 220 primary electrons released by most interacting $^{55}$Fe quanta, about 66,000 electrons will enter the anode plane. With a pixel discriminator threshold of about 3000 electrons, this signal can be detected even if the initial electron cloud is spread over an area of about 20 pixels.

When raising the HV of the Micromegas to 350 V, micro-discharges at or near the Micromegas pillars became apparent (see Fig. 5). The current due to these discharges was less than 0.5 nA and could not be measured. The discharges decreased rapidly in amplitude and frequency. During operation, we never experienced a measurable excess current. Fig. 6 shows the image taken after strong irradiation with $^{90}$Sr. The shadows of the pillars are clearly visible. Fig. 7 shows some $^{55}$Fe events with an enlarged
217

Fig. 7. (a) Image acquired with the Medipix2/Micromegas prototype TPC. (b) Enlarged view of an $^{55}$Fe event from (a); this structure results from detecting two clusters of charge, one originating from a fluorescent electron and the other from an Auger electron.

view of one of them. As is already visible from these few events, a readout system based on CMOS pixel sensor offers the unique possibility to directly view the processes involved in the absorption of X-ray quanta. In a more developed version of detectors based on this technology it is expected that for example Compton scattering, the photoelectric effect and the emission of Auger or $\delta$ electrons can be fully disentangled on an event-by-event basis [8].

4. Conclusions

We have successfully operated the Medipix CMOS pixel sensor as a direct anode. In a first setup, the primary electrons originating from $^{55}$Fe quanta absorbed in the drift gas were multiplied by means of a set of three GEM foils. Probably due to the long drift path and the large distance between the last GEM and the Medipix2, and possibly due to de-focusing effects, diffuse images of X-ray conversions and charged particle tracks were recorded. In a second setup, we combined the Medipix2 with a Micromegas, and sharp images of $^{55}$Fe events were observed. Apparently, the CMOS pixel sensor can withstand a strong electric field at its surface. This opens the possibility for a new readout technology of gaseous (drift) chambers.

Acknowledgements

We thank the Medipix Collaboration for providing us with several wafers with Medipix2 chips, for the readout software and hardware, and for valuable advice. We would like to thank Arnaud Giganon, Wiln Goezin and Joop Rövekamp for their creative and essential contributions to the realization of the test detectors. We thank Tom Aarnink, Ad Berden, Edward Berbee, Frank de Zwaart, Dimitri Jolha, Jan Martin and Jan van Veen for their contributions.

References

PAPER IX

Detection of single electrons by means of a Micromegas-covered Medipix2 pixel CMOS readout circuit
Detection of single electrons by means of a Micromegas-covered MediPix2 pixel CMOS readout circuit


CERN/MediPix Consortium, Geneva, Switzerland

DAPNIA, CEA Saclay, 91191 Gif sur Yvette Cedex, France

NIKHEF, PO Box 4182, 1009 DR Amsterdam, The Netherlands

University of Twente/MESA, The Netherlands

Received 2 September 2004; received in revised form 17 November 2004; accepted 19 November 2004
Available online 25 December 2004

Abstract

A small drift chamber was read out by means of a MediPix2 readout chip as a direct anode. A Micromegas foil was placed 50 μm above the chip, and electron multiplication occurred in the gap. With a He/isobutane 80/20 mixture, gas multiplication factors up to tens of thousands were achieved, resulting in an efficiency for detecting single electrons of better than 90%. We recorded many frames containing 2D images with tracks from cosmic muons. Along these tracks, electron clusters were observed, as well as α-rays.

© 2004 Elsevier B.V. All rights reserved.

Keywords: Micromegas; MediPix2; TPC; Single electron; Pixel; Pixel segmented anode

1. Introduction

Recently [1] we have demonstrated the possibility to read out a drift chamber by means of a direct, pixel segmented active anode. Images of the interaction of 55Fe quanta with the gas were obtained (see Fig. 1) with a rather low gas amplification factor, since these quanta create some 220 primary electrons in a small volume of argon gas. The aim of the research presented in this paper is to prove the feasibility of the detection of single (drifting) electrons, based on the same pixel sensor/Micromegas combination.

Our goal is to develop a single-electron sensitive monolithic device TimePix2 consisting of a CMOS pixel matrix TimePix covered with a Micromegas [2]. Each pixel will be equipped with a preamp, a discriminator, a threshold DAC...
and time stamp circuitry. Such a sensor would replace the wires (or GEMs, or Micromegas), anode pads, feedthroughs, readout electronics and cables of TPCs and could generally be applied in gaseous (drift) chambers. We intend to integrate the Micromegas grid onto the \textit{TimePix} chip by means of wafer post-processing technology (In-Grid).

In Section 2 the test chamber including the MediPix2 readout chip and the Micromegas are described. In Section 3 details on single-electron detection and signal development are presented. Section 4 describes the data readout and the analysis of the cosmic ray tracks. It includes a discussion on the observation of so-called Moire patterns in the detected hit pixel distribution. The paper ends with conclusions on the present work and an outlook to our future plans.

2. The chamber, MediPix2 and Micromegas

2.1. The chamber

The test chamber is depicted in Fig. 2. Above an aluminium base plate, a cathode foil is fixed, by means of spacers, forming a drift gap of 15 mm height. By means of a cut-out in the base plate, the MediPix2 chip (mounted on a brass pedestal) is placed flush with the base plate upper plane. On top of the chip, a Micromegas foil, fixed on a frame, is held in position by means of two silicon rubber strings (see Fig. 3).

2.2. The MediPix2 CMOS pixel sensor

A MediPix2 chip\cite{3,5} was applied as an experimental readout device. This CMOS chip
contains a square matrix of $256 \times 256$ pixels, each with dimensions $55 \times 55 \mu m^2$. Each pixel is equipped with a low-noise preamp, discriminator, threshold DACs, a 14-bit counter and communication logic. One edge of the chip has aluminium bonding pads. The outer dimensions of the chip are $16.12 \times 14.11 \, mm^2$. The MediPix2 chip has been designed for X-ray imaging applications. For that particular application, an X-ray semiconductor converter (i.e. Si or CdZnTe), in the form of a corresponding pixel matrix, is mounted onto the MediPix2 chip by means of bump bonding. The assembly of a MediPix2 chip and an X-ray converter forms a complete X-ray imaging device. For each pixel the number of absorbed X-ray quanta in a given acquisition time is counted, and the combined pixel count forms the X-ray image. In our application we use the “naked” MediPix2 chip, without an X-ray converter.

Originally, each pixel of the MediPix2 chip is covered for a large part with an insulating passivation layer; the conductive pad (octagonally shaped, $25 \mu m$ wide) is large enough to accommodate a bump bond sphere. The electric field in the gap between the MediPix2 and the Micromegas is in the order of 7 kV/mm, and discharges were expected when some 70% of the anode surface is covered with an insulating material.

In order to prevent these discharges, the MediPix2 wafers were post-processed by MESA+. The post-processing consists of a deposition of a thin aluminium layer using lift-off lithography. This allows deposition of metal on the anode matrix without modification of the bond pads. The pixel pads were thus enlarged to reach a metal coverage of 80% of the anode plane (see Fig. 4). Electrical tests showed that the preamplifier functionality was unaffected by this post-processing. We have applied both the modified and the non-modified versions of the MediPix2 chip.

2.3. The Micromegas

The Micromegas is a copper foil, thickness 5 μm, with holes of 35 μm diameter in a square pattern with 60 μm pitch [7]. At the foil side facing the MediPix2 chip, polyimide pillars (height 50 μm, diameter 80 μm, pitch (square) 840 μm) are attached. The Micromegas, in its frame, was held on the MediPix2 chip by means of two silicon rubber strings. When the voltage on the Micromegas was applied (200 500 V), the electrostatic force pulls the mesh towards the chip, and the insulating pillars define the proper gap size.

In order to prevent HV breakdowns, a square kapton foil, with a square hole of $10.5 \times 10.5 \, mm^2$, was placed between the Micromegas and the MediPix2. The chamber was placed such that the drift direction was vertical. The fiducial drift volume of $10.5 \times 10.5 \times 15 \, mm^2$ is hit by a cosmic ray particle about once per minute [8].
Consequently, on average some 7 primary electrons are created per track length of 1 mm. The mean distance between two primary electrons, projected onto the anode plane, is much larger than the pixel pitch, and therefore typically single electrons will enter a Micromegas hole. For this reason the single-electron response is essential for the performance of the pixel-segmented anode readout. The counting of primary ionisation clusters would allow a precise measurement of the energy loss $dE/dx$ [10].

After an electron has entered a hole, it will be multiplied, and the number of electrons grows exponentially towards the anode pads. The centre of gravity of the points of electron ion separations is positioned at $D \ln 2 / \ln M$ away from the anode, where $D$ is the distance between the Micromegas and the anode and $M$ is the gas multiplication factor. With $D = 50 \mu m$ and $M = 3000$ the charge centre of gravity is about $4 \mu m$ away from the anode. The electrons will all arrive within 1 ns at the anode. Most of the ions, moving much slower, arrive within 30 50 ns at the Micromegas, depending on the gas composition and pressure. If a point charge crosses the avalanche gap, then the potentials of both the Micromegas and the anode change linearly with the distance of the point charge to the anode plane. The charge on the anode pad below the avalanche is the sum of the negative electron charge and the positive induced ion charge. The fast component has an amplitude of 10% of the total charge. The latter (slow) component decreases during the drift of the ions towards the Micromegas. On adjacent pads, however, the same ions will induce a positive charge, which will be at a maximum when the ions are halfway (after some 25 ns) between the anode and the Micromegas. This charge is only a fraction of the avalanche charge, and is back to zero after the arrival of the ions at the Micromegas. On these pads we may thus expect a bipolar current signal.

The peaking time constant of the MultiPico2 preamp/shaper is 150 ns. This is large with respect to the signal development time constants of the signal development. The peaking time constant of the preamp/shaper output is therefore proportional to the avalanche charge, and the discriminator threshold can be expressed unambiguously in the number of electrons appearing at the input pad.
Although the design value of the input noise equivalent of the pixel preamps was 90 electrons, the thresholds were set at 3000 electrons in order to limit background hits due to (digital) feedback noise, possibly caused by the 4 mm long bonding wires.

The average of the number of electrons in an avalanche, initiated by a single electron is the gas multiplication factor $M$ [9]. The fluctuations in the number of electrons in an avalanche follow an exponential function [11]:

$$p(n) = \frac{1}{M} e^{-n/M},$$

where $p(n)$ equals the probability to have an avalanche with $n$ electrons in total. The avalanche distribution is shown for several values of the gain $M$ in Fig. 5. Since the preamp noise is small with respect to the threshold, and since there is no electron attachment, we apply the simple exponential distribution instead of approaches like the Polya distributions [12] which include several second-order effects.

With a threshold set at $T$ electrons, avalanches smaller than that are not detected. The efficiency $\varepsilon$ to detect single electrons is then given by

$$\varepsilon = e^{-T/M}.$$

If, for instance, the threshold is set to a value that equals the gain, the efficiency equals $1/e \approx 0.37$. In Fig. 6 the efficiency curve is depicted as a function of the gain $M$ for a threshold $T = 3000$.

![Fig. 5. Probability distribution for the number of electrons in an avalanche for several values of the gas gain $M$.](image)

![Fig. 6. Single-electron detection efficiency as a function of the gas gain for a threshold set at 3000 $e^{-}$.](image)

We would like to keep the gain gas as low as possible in order to (a) limit the risk of discharges and ageing and (b) limit the ion space charge. With the present MediPix2, with its lowest threshold of 3000 electrons, a gain of 10 k would correspond to a single-electron efficiency of 0.74. For this reason we used He mixtures which allow a high gain, with a small risk of discharges.

Due to discharges, four MediPix2 chips were destroyed within 24 h of operation. The MediPix2 chip has no protection circuitry at its pixel input pads other than the source and drain diffusions of the transistors responsible for leakage current compensation. We noticed some damage of the pixel pads, probably due to a high temperature in the discharge region. For InGrid, we intend to eliminate discharge damage by (a) covering the bottom of the Micromegas with a (high) resistive layer, limiting the participating charge, (b) covering the anode pads with a (high) resistive layer, in combination with (c) a protective network, for each pixel, connected to the anode pad.

4. Results

4.1. Cosmic ray tracks and data readout; calibration

The MediPix2 sensor can be externally enabled and stopped, followed by a readout sequence in
which the pixel counter data is transferred to a
counter. We enabled the counters during an
exposure time of 15 or 60 s, followed by recording
the image frame in the form of 63 k counter
content. No trigger was applied.

The (positive) charge signals on the Micromegas
were read out by means of a low-noise charge
sensitive preamp, with a decay time constant of
1 μs. Signals from a 55Fe source could be recorded,
and the preamp was calibrated with charge signals
from a black wave, injected by means of a 10 pF
capacitor. Together with the known number of
primary electrons per 55Fe quantum, the gas
amplification can be measured.

With a Helsolbutane 99:20 mixture, we ob-
served signals from 55Fe events with −390 V on the
Micromegas and −1000 V on the drift cathode
plane. This is expected given the large density of
primary electrons in the interaction point [1] and
the gain at this voltage of about 1 k. We then
increased the voltage on the Micromegas to
−470 V, corresponding to a gain of approximately
19 k. With a threshold setting of 900 e−, we expect
a single-electron efficiency of 0.85, and cosmic rays
were observed.

Some typical events are shown in Figs. 7–9.
Fig. 7 shows a cosmic event with environmental
background. Fig. 8 shows a cosmic muon that
knocks out a delta electron. Fig. 9 shows a selected

![Image](image_url)

**Fig. 8.** Image recorded from the MediPix2/Micromegas proto-
type TPC showing a cosmic charged particle track together with
a δ-electron.

![Image](image_url)

**Fig. 9.** Image recorded from the MediPix2/Micromegas proto-
type TPC showing selected cosmic charged particle tracks. The
selections and noise filtering are described in the text.
cosmic muon. The selection cuts are described below. In this event the effect of diffusion can be observed in the spread of the hits along the track.

A selection to obtain a sample of clean cosmic events was made. For the data a map of the noisy pixels was made. The signal from the edges and the inefficient upper left corner of the detector were removed. First, a straight line was searched using a Hough transform. Pixels within a distance of 20 pixels are associated to the track. The following quantities were calculated: the number of associated pixels, the r.m.s. of the distance to the track, the track length in the detector plane $L_d$ (in millimetres). The full 3D track length $L$ (in millimetres) is estimated as $L = \sqrt{L_d^2 + 15^2}$. The track is split into two equal parts and the minimum r.m.s. value of the two parts is calculated. Clusters are formed by stepping along the track and grouping all hits within a distance of 5 pixels. The number of clusters is counted.

The following criteria were applied to select an event:

- the number of associated pixels larger than 5 and the fraction of associated pixels to the total number of pixels hit larger than 80%,
- $L_d$ larger than 2.75 mm (i.e. 50 pixels),
- the r.m.s. less than 4,
- the number of associated pixels per millimetre of 3D track length should be less than 4.

In total, 164 events were selected in the data. The distributions of some physical quantities are shown in Fig. 10.

A simulation programme was written generating cosmic minimum ionising particles with an angular distribution $\propto \cos^2 \theta$. The muon was tracked through the sensitive volume of the detector. Clusters were generated with an average of 1.4 per millimetre and per cluster 3.16 electrons were generated using a Poissonian distribution [13]. The electrons were drifted toward the Medipix2 detector with a diffusion constant of 220 μm per square root centimetre. Inefficient zones of the Medipix2 detector in the region between the pixels and below the pillars were put in. The detector is assumed to have an efficiency of 100% in the efficient zones. Note that multiple hits on a single pixel are at present not separated. The same selection cuts were applied to data and simulation.

The distribution of the minimum r.m.s. is sensitive to the diffusion constant. Data give an average value of 2.0 pixels (simulation 2.4). This implies that the diffusion constant is slightly better than 220 μm per square root centimetre. The observed number of pixels hit per millimetre is 1.83 on average (2.70 simulation). The number of clusters per millimetre is 0.52 (simulation 0.60).

The average 3D track length is 16.5 mm. The number of clusters per millimetre agrees within 15% with the simulation, and the number of electrons within 35%. Note that a 100% efficiency is assumed for the detector. Inefficiencies have also more impact on the number of electrons than on the number of clusters. If we take into account systematic uncertainties on the expected number of clusters and electrons per millimetre, uncertainties on the efficiency and operating conditions of the detector, we find the agreement reasonable. Later experiments will focus on a more precise quantitative understanding of the detector.

4.2. Moiré effects

Fig. 11 shows an image, obtained after irradiating the chamber with β+s from a $^{90}$Sr source. The top-left corner of the image is clearly less efficient. This is due to the non-flatness of the Micromegas in its frame. Apparently, the electrostatic force could not entirely eliminate the warp in the Micromegas foil. Here, the pillars are not in contact with the Medipix2 surface. The gap is wider and the gain is reduced. The dead regions due to the pillars are clearly visible as well.

Fig. 12 shows the image, taken with a non-modified Medipix2 sensor, after irradiating the drift volume with the $^{90}$Sr source. Band-shaped regions with a reduced efficiency are clearly visible. Note that these bands are present in two perpendicular directions. The same effect is visible in an image (Fig. 13) which is the sum of all cosmic rays obtained during one night of data taking, again with a non-modified Medipix. The corresponding image from a modified Medipix is shown in
Fig. 10. Distributions of some quantities used in the analysis for selected cosmic data (left) and in the simulation (right). Top: the minimum of the two r.m.s. values for a track. Centre: the number of reconstructed electrons per millimetre of 3D track length. Bottom: the number of reconstructed primary clusters per millimetre of 3D track length.

The Moiré effect can be understood in terms of the pixel size of the Micromegas sensor (55 × 55 µm²) compared to the pitch of the holes in the Micromegas (60 × 60 µm²). Consequently, the hole position with respect to the nearest pixel centre shifts when one follows a pixel row or pixel column. The relative hole position repeats after 60/(60 - 55) = 12 pixels.

The Moiré effect can be understood in terms of the pixel signal amplitude being dependent on the relative position of a Micromegas hole and the pixel pad. Such a variation could not be explained by the charge sharing between 2 or 4 pixels for avalanches (with a certain width), located in the region near a pixel edge, because we did not observe the consequent effect of having significantly more clusters with 2, 3 or 4 hit pixels in the same less efficient regions.

Instead, the less efficient regions can be explained by the partly insulator-covered anode. If a Micromegas hole is located above the joint of 2 pixels, or above the 4 adjacent corners of 4 pixels, the drifting electron will be pulled towards 1 pad which is relatively far away. Along this drift path, the electric field is less strong, and the gain is smaller. This effect explains the difference in the

228
amplitudes of the Moiré effect when using modified or non-modified MediPix2 sensors.

The probability for 2-fold clusters was found to be homogeneous, and not subject to the Moiré effect, but the measured value was found to be significantly higher than the Monte Carlo simulation (30% and 10%, respectively). We explain this by the occurrence of very large but not rare
avalanche charges, following the distribution shown in Fig. 5. A neighbouring pixel can be hit due to capacitive crosstalk, in spite of the (positive) induced charge.

5. Conclusions and outlook

We have demonstrated that single electrons can be detected with an assembly of a CMOS pixel chip and a Micromegas foil, with an efficiency larger than 0.9, in a He-based gas mixture. Bubble chamber-like images of cosmic ray tracks have been obtained and even 9-electrons could be observed. The device allowed one to reconstruct the number of primary ionisation clusters per unit of track length, giving the possibility of a measurement of the ionisation loss dE/dx.

For the future TimePixGrid, the grid holes are precisely centred above the pixel pads, eliminating the non-homogeneity of the efficiency. The fact that the non-modified MediPix could stand the strong electric field, together with its strong Moire effect, makes us confident that we can apply a pixel circuit with small pads, provided that the grid holes are well centred above the pads. The pad capacity can be kept small, simplifying the pixel input circuit. The inter-pad capacity is then also small, reducing the crosstalk between neighbouring pixels. A very small pad may reduce the maximum radiation dose, due to ageing, and an optimum must be found.

The combination of a pixel sensor and a Micromegas offers an instrument capable of giving a full 2D image of all single electrons in a gaseous volume. By replacing the MediPix sensor with a TimePix chip, a full 3D image is expected to be within reach. These circuits will open new possibilities for particle detection, in terms of position resolution, track separation and energy loss measurements. As another example, the polarisation of X-ray quanta can be measured [14], after its interaction with gas, from the direction of the photo-electron, which is registered accurately with the new device. Applied with a thin drift space of 1 mm, the device could be used as a fast vertex detector in high radiation environments.

Acknowledgements

We thank the MediPix Collaboration for providing us with several wafers with MediPix2 chips, for the readout software and hardware. We would like to thank Arnaud Gigon and Wim Godts, Jeppe Rønvik and Tom Aarnink for their creative and essential contributions to the realisation of the test detectors.

References

[7] The Micromegas has been made by the CERN EST Workshop.
PAPER X

*Timepix*, a 65k programmable pixel readout chip for arrival time, energy and/or photon counting measurements
Timepix, a 65k programmable pixel readout chip for arrival time, energy and/or photon counting measurements

X. Llopard, R. Ballabriga, M. Campbell, L. Tlustos, W. Wong

CERN, Geneva, Switzerland

Abstract

A novel approach for the readout of a TPC at the future linear collider is to use a CMOS pixel detector combined with some kind of gas gain grid. A first test using the photon counting chip Medipix2 [1], with GEM [2] or Micromegas [3] demonstrated the feasibility of such an approach. Although this experiment demonstrated that single primary electrons could be detected the chip did not provide information on the arrival time of the electron in the sensitive gas volume nor did it give any indication of the quantity of charge detected. The Timepix chip uses an external clock with a frequency of up to 100 MHz as a time reference. Each pixel contains a preamplifier, a discriminator with hysteresis and 4-bit DAC for threshold adjustment, synchronization logic and a 14-bit counter with overflow control. Moreover, each pixel can be independently configured in one of four different modes: masked mode; pixel is off, counting mode: 1-count for each signal over threshold, TOT mode: the counter is incremented continuously as long as the signal is above threshold, and arrival time mode: the counter is incremented continuously from the time the first hit arrives until the end of the shutter. The chip resembles very much the Medipix2 chip physically and can be read out using slightly modified versions of the various existing systems. This paper presents the main features of the new design, electrical measurements and some first images.

1 Introduction

The Medipix2 chip [1] has shown great potential in different applications requiring single photon counting approach. Successful tests using the chip for the readout of a TPC prototype for the ILC showed very promising results when coupled to GEM [2] or Micromegas [3] gain grids. Although these experiments demonstrated that single primary electrons could be detected, the chip did not provide information on the arrival time of the electron in the sensitive gas volume nor on the quantity of charge deposited. The Timepix chip
is an evolution from the Medipix2 chip which allows for measurement in arrival time, "time-over-threshold" (TOT) and/or event counting independently in each pixel. An external reference clock (RefClk) is used to generate the clock in each pixel that increments the counter depending in the selected operation mode. The chip has the same size, readout architecture and floorplan as the Medipix2 chip allowing almost a full backward compatibility with all the existing Medipix2 readout systems [4,5]. The architecture and functional behavior of the Timepix chip are described in this paper together with first electrical measurements and first images.

2 The Pixel Cell

Fig. 1 shows the schematic of the Timepix pixel cell. Although the cell clearly resembles to the Medipix2 pixel it has three main differences: there is a single threshold with 4-bits threshold adjustment, each pixel can be configured in 3 different operation modes, and the counting clock is synchronised with the external clock reference (RefClk). The pixel is divided into two large blocks: the analog side formed by the preamplifier, the discriminator (with polarity control pin) and 4-bit threshold adjustment, and the digital side formed by the Timepix Synchronization Logic (TSL), the 14-bit shift register, the overflow control logic, the RefClk pixel buffer and an 8-bit Pixel Configuration Register (PCR). The PCR contains 4 bits for the pixel threshold equalization, 1 bit for Masking (MaskBit), 1 bit for enabling the test pulse input (TestBit) and 2 bits for selecting the pixel operation mode (P0 and P1). The pixel cell contains ~550 transistors, its dimensions are 55 x 55 μm² and the static power consumption is ~13.5 μW (in acquisition state and RefClk=80 MHz). Fig. 2 shows the Timepix pixel cell layout.

The pixel has two working states, depending on the Shutter signal. This signal is applied to all the pixels of the matrix simultaneously with a precision of ~5ns. If the Shutter signal is high, an external clock is used to shift the data from pixel to pixel. Either the 8-bit configuration register (PCR) is programmed or the 14-bit shift register is read out. When the Shutter is low the 14-bit shift register behaves as a linear feedback shift register counter with a single XOR tap with a dynamic range of 11810 counts. In this state the pixel counter is incremented by the RefClk depending on the settings of the pixel operation mode bits (P0 and P1):

1. Event counting mode (P0=0 and P1=0): Each event above threshold increments the counter by 1.
2. TOT mode (P0=1 and P1=0): The counter is incremented continuously while the input charge is over threshold.
3. Arrival Time mode (P0=1 and P1=1): The counter is incremented from
the moment the discriminator is activated until the global Shutter signal is set high.

2.1 Pixel Analog Section

Any charge collected by the octagonal 20 μm width pixel anode is integrated and compared to a global threshold. If the preamplifier output voltage crosses the threshold the output of the discriminator generates a pulse whose width corresponds to the length of time the preamplifier output voltage remains over threshold. The preamplifier follows the scheme proposed by Krummenacher [6] based on a cascaded differential CMOS amplifier. Some global DACs control the front end. The peaking time can be set from 90 ns to 180 ns by the Preamp DAC. The return to zero of a ~10 ke− input charge can be adjusted from 500 ns to 2500 ns depending on Ikram DAC settings. The DC output level of the preamplifier is controlled by the Vfbk voltage DAC and it is used to maximise the output voltage dynamic range depending on input charge polarity. The configuration permits the amplification of positive or negative charges and the compensation for detector leakage currents in both polarities, of up to Ikram/2 per pixel. The amplifier gain in the default DAC settings is ~16.5 mV/ke− with a linear voltage dynamic range up to ~50 ke−. The preamplifier output is DC coupled to the discriminator. The discriminator contains an input multiplexer (controlled by the Polarity CMOS input to ensure that the discriminator output has the right polarity when a hit crosses the threshold for both input polarities), a differential amplifier (configured to work as an OTA¹), four independent selectable current sources (used for threshold equalisation); and a current discriminator with hysteresis. The total analog power consumption in nominal conditions is ~6.5 μW and its layout area is 55 x 25 μm².

2.2 Pixel Digital Section

The analog output from the discriminator (Hit) is buffered and gated with the Maskhit at the entrance of the Timepix Synchronization Logic (TSL). The pixel operation mode bits (P0 and P1) configure each pixel TSL in three different modes. In the acquisition state (i.e. Shutter is low) the TSL synchronizes the Hit and the Shutter with the RefClk to generate a glitch free counting clock signal depending on the operation mode. The counter is stopped if the number of counts reaches the overflow limit of 11810 counts. The TSL core uses an asynchronous network of SR flip-flops with race-free state assignment designed with controlled initialization. To minimize the digital power

¹ OTA=Operational Transimpedance Amplifier
consumption the TSL core is only active when a Hit is present. The pixel digital part contains ~500 minimum-sized transistors and occupies an area of 55 x 30 \textmu m^2.

3 The Reference Counting Clock

The Timepix chip uses an externally generated tunable clock reference (Ref.Clk) as its counting clock which is distributed throughout the pixel matrix. To minimise the capacitive coupling and to maximise the digital power balance of the Ref.Clk distribution into the full matrix, each pixel includes a minimum-sized inverter to buffer the Ref.Clk to the next pixel up in the column. Furthermore, to minimise the digital coupling and to uniformly distribute the digital power, the Ref.Clk phase is alternated between columns. Assuming a simulated typical propagation delay of \sim 195 ps per pixel inverter/buffer the Ref.Clk is distributed to all the pixels in less than 50 ns. With a Ref.Clk of 80 MHz the measured digital power consumption due to clock distribution into the pixel matrix is \sim 450 mW. The Timepix chip shows no detectable increment of the minimum threshold when compared to the Medipix2 chip, which has no distributed clock and each pixel generates its own asynchronous counting clock.

4 Chip Description

Fig. 3 shows the floorplan of the Timepix chip. To minimise non-sensitive area when cutting together several chips, the periphery is placed at the bottom of the chip and the sensitive area is placed at the top, with less than 50 \textmu m of non-sensitive area between the last pixel and the chip edge. The sensitive area (top box) is arranged as a matrix of 256 x 256 pixels of 55 x 55 \textmu m^2 resulting in a detection area of 1.98 cm^2 (87% of the entire chip area). The analog part of the periphery contains one band-gap circuit [7] which internally generates a stable reference voltage which is used by the 13 on-chip global DACs. This reference voltage has a temperature sensitivity of \sim 0.22 mV/{\textdegree}C and a power supply sensitivity of less than 1 mV/V. There are eight 8-bit current DACs, four 8-bit voltage DACs and a single 14-bit voltage DAC which is used for the precise setting of the global threshold. At default settings the threshold DAC LSB\(^2\) corresponds to \sim 25 e^- with a INL\(^3\) of less than 1.5 LSB in 10-bits. The digital part of the periphery contains all the Input/Output control logic, the IO wire-bonding pads and a 24-bit fused blown registry for unique chip

\(^2\) LSB=Least significant Bit
\(^3\) INL=Integral non linearity
identification. Using a 100 MHz readout clock the chip can be read out serially through the on-chip LVDS drivers in less than 10 ms, or in parallel through the 32-bit CMOS port in less than 300 μs. Both the analog and digital circuitry have been designed to operate with independent 2.2 V power supplies with a total analog power consumption of ~440 mW and a digital power consumption of ~450 mW (in acquisition state and $Ref.Clk=80$ MHz). The chip contains approximately 36 million transistors and is fabricated in a commercial 6 metal CMOS 0.25 μm technology.

5 Pixel Electrical Characterisation

Initial electrical measurements were done with a Timepix chip mounted on a standard Medipix2 PCB, using the Medipix2 serial readout system with an updated Muros2.1 readout board [4] and a modified version of the Pixelman software [5]. The electrical characterization was carried out using an external test pulse with a gain of 46.875 $e^-$/mV. The test pulse linear range extends to ~40 ke$^-$. Since the test pulse gain was extracted from simulations, it should be understood that all the following measurements are preliminary. In all measurements the $Ref.Clk$ has been set to 60 MHz unless otherwise indicated.

5.1 Measurements in Counting Mode

The electronic noise and effective threshold can be measured using the s-curve method [8] when the pixel is set in counting mode. This method gives information on the noise of the front-end chain. Using a fixed threshold, an input charge is swept from a level where there are no counter counts (i.e. under threshold) to a level where the 100% of the test pulses are counted, creating an s-shaped curve. The effective threshold is at 50% of this s-curve. The charge difference between the 97.75% and 2.25% of the s-curve is four times the RMS noise of the front-end assuming a gaussian distributed noise. Fig. 4 shows an example of four s-curves in electron collection mode. The gain can be calculated as the distance from the measured effective threshold to the noise floor for a given input charge. Fig. 5 shows the linearity (up to 20 ke$^-$) of a single pixel at the centre of the matrix for both polarities. The measured electronic noise is 99.4±3.8 $e^-$/rms for hole collection and 104.8±6 $e^-$/rms for electron collection. The measured DAC step gain is 24.7±0.7 $e^-$/step for hole collection and 25.4±1.2 $e^-$/step for electron collection.
5.2 Measurements in TOT Mode

In TOT mode the counter is incremented continuously with \textit{Ref.Clk} while the preamplifier output is above the threshold. Although the preamplifier output voltage pulse is only linear up to 50 ke\textsuperscript{−} (due to the limited power supply range [0-2.2 V]), and the relative high gain [\sim 16.5 mV/ke\textsuperscript{−}], the discriminator output pulse width is linear up to much larger input charges because of the constant current return to zero, which is controlled by the \textit{Ibeam} DAC. Simulations have shown that the linear TOT dynamic range extends up to \sim 200 ke\textsuperscript{−}. However this could not be electrically confirmed due to the limited test pulse linear range (up to \sim 40 ke\textsuperscript{−}). The left hand plot of Fig. 6 shows the relationship between the input charge and the measured time at three different thresholds. The measured response is linear if the input charge is 3-4 ke\textsuperscript{−} above threshold. On the right hand side of Fig. 6 the resolution measured as $\Delta$TOT/TOT [%] is shown. The resolution is better than 5\% when the input charge is \sim 1 ke\textsuperscript{−} above threshold. As the input charge increases the $\Delta$TOT/TOT tends to 0 because the $\Delta$TOT is kept constant independently of the increase of the detected charge.

5.3 Measurements in Arrival Time Mode

When programmed in arrival time mode, the pixel behaves as a TDC\textsuperscript{4}. During acquisition, the counter is incremented from the first time the discriminator output goes high to the closing of the \textit{Shutter}. The quantization error can be up to two \textit{Ref.Clk} periods since the start and end of the counting clock is synchronized to \textit{Ref.Clk}. In the MUROSv2.1 readout system the test pulse timing is synchronized to \textit{Ref.Clk}, therefore it is not possible to measure the quantization error at the pixel level. The time-walk is defined as the difference between the time measured from an input charge that is 1 ke\textsuperscript{−} over threshold and an infinite input charge. The faster the preamplifier peaking time, the better the time-walk value, since there is less time difference from a small charge to a big one crossing the same threshold level. The preamplifier peaking time is controlled by the \textit{Preamp} current DAC. Fig. 7 shows the time-walk measured in a single pixel at the centre of the matrix for five different thresholds and two \textit{Preamp} DAC settings. The measured time-walk is \leq 50 ns for the high \textit{Preamp} current DAC setting. In systems where the charge deposition of a single event spreads over multiple pixels (i.e. GEMs), the matrix could be arranged in a kind of chess pattern, whereby some pixels could be configured in TOT mode and others in arrival time mode, in order to compensate off-line the time-walk through knowledge of the input charge deposited in the neighboring pixels.

\textsuperscript{4} TDC=Time to Digital Converter
6 Threshold Equalisation

Threshold equalisation is used to compensate the pixel to pixel threshold variations due to local transistor threshold voltages and current mismatches [9] or more global effects like on-chip power drops. This compensation is done by means of a 4-bit current DAC placed in the discriminator chain of each pixel. The current range of this DAC is controlled by the \( T_{hs} \) global DAC with a LSB range of 0-40 nA. The measured INL of this 4-bit DAC in the full pixel matrix is less than 0.8 LSB. To calculate the equalisation mask the threshold distribution for each of the 16 threshold adjustment codes is found. Then the adjustment code is selected for each pixel to make its threshold as near as possible to the average of the threshold distribution mean values. Fig. 8 shows an example of a threshold equalisation of a Timepix chip in both collection modes. The threshold variation before equalisation is \( \sim 240 \, \epsilon^\text{rms} \) and after equalisation the achieved noise free threshold variation is \( \sim 35 \, \epsilon^\text{rms} \) for both polarities. The minimum detectable charge is defined as the smallest input charge which all pixels are able to resolve when the global threshold is set just over the noise. The minimum detectable charge can be calculated by quadratically adding the measured electronic noise and the threshold variation because both measurements are uncorrelated. Before equalisation the minimum detectable charge for the full matrix is \( \sim 1600 \, \epsilon^\text{rms} \) and after equalisation is \( \sim 650 \, \epsilon^\text{rms} \) for both polarities.

7 Fixed Pattern Correction in TOT Mode

The preamplifier output of all pixels can be reconstructed by scanning the threshold over 1 test pulse per \textit{Shutter} period in arrival time and TOT mode consecutively. In arrival mode the peaking time of the preamplifier is reconstructed as a fixed test pulse is scanned by the global threshold. The preamplifier fall time is calculated by subtracting the previously measured arrival time to the TOT measurement for each threshold. Fig. 9 shows an example of the preamplifier output pulse reconstruction of three pixels along the central column. It can be seen that the peaking time and the peak value is unchanged, but the return to zero shows a certain dispersion for the three tested pixels. The return to zero variation from pixel to pixel generates in TOT mode a pixel to pixel variation for the same global threshold, while in the other two modes the effect is undetectable. In each pixel the constant discharge feedback loop is controlled by the global \( I_{km} \) DAC which has a nominal range of few nA. Given the small pixel area and the small current value the transistor size of the \( I_{km} \) current source is not big enough to compensate the pixel to pixel \( I_{km} \) current mismatch. Extrapolating to the full matrix pixel to pixel current mismatch generates a fix pattern noise in TOT mode. A
correction mask for this effect can be found by calculating the transfer function of each pixel by scanning the test pulse over a fixed global threshold. Once the correction mask is found it can be applied to any raw image to compensate for the fixed current mismatch. Fig. 10 shows an example of the full matrix being in TOT mode after sending in each pixel 1 test pulse of 18.75 ke\(^{-}\); on the top left is the raw image, at the top right is the corrected image and at the bottom is shown the histogram of both 2D images. The FWHM of the full corrected matrix is \(\sim 1300 \ e^{-}\).

8 First Images

Fig. 11 shows a 2D image of an equalised chip after sending 10 test pulses of \(\sim 2.3 \ ke^{-}\). This images shows the possibility of having simultaneously each pixel working in any of the three operation modes. In counting mode all the pixels count 10 and the masked pixels are at 0 counts. In TOT mode there is a certain spread due to the pixel to pixel TOT variation. In arrival time mode all the counts are between 8827 and 8829. Fig. 12 shows two images obtained with the two gas grain grid systems (GEM and Micromegas) which use a single naked Timepix as collection anode. On the left is shown a measurement in TOT mode of a single cosmic background particle interacting on a gas volume of a triple GEM detector. The maximum number pixel value of 1929 counts corresponds after calibration to \(\sim 120 \ ke^{-}\). This image was taken during an EUDET testbeam in DESY with the collaboration of A.Bamberger and U.Renz, Freiburg (Germany). The right of Fig. 12 shows a measurement in arrival time of a cosmic background particle obtained with a Micromegas gas gain grid coupled to the Timepix chip. The measured counts difference is 56 which indicates an arrival time difference of 1.4 \(\mu\)s (with \(Ref.Clk=40 \ MHz\)). A triple scintillator is used as coincidence system to generate the \(Shutter\) trigger. This image was taken in NIKHEF (The Netherlands) by J.Timmermans, H. van der Graaf and M.Chefdievillie.

9 Conclusions

The Timepix chip has been designed using a commercial 0.25 \(\mu\)m technology, with a pixel cell of 55 x 55 \(\mu\)m\(^2\). Each pixel can be programmed independently in counting, energy or arrival time modes. The chip has been characterised using an external test pulse. Initial measurements show an electronic pixel noise of \(\sim 100 \ e^{-}\)rms and a full matrix threshold variation \(\sim 35 \ e^{-}\)rms after equalisation. The minimum detectable charge is \(\sim 650 \ e^{-}\). In TOT mode the energy resolution (\(\Delta TOT/TOT\)) is better than 5\% if the input charge is
≥1 ke− above threshold. The measured time-walk per pixel is ≤50 ns. The first Timepix bump-bonded to a 300 μm Si semiconductor detector will be available shortly. At this point it will be possible to make an absolute calibration using a radiation source in order to confirm the figures presented here.

10 Figure captions

Fig. 1: Timepix pixel cell schematic.

Fig. 2: Timepix pixel cell layout. 1) Pre-amplifier, 2) Discriminator with 4-bit threshold equalisation, 3) 8-bit PCR, 4) Refclk buffer and TSL and 5) 14-bit shift register and overflow control.

Fig. 3: Timepix floorplan: on the top square there is the 256 x 256 pixel matrix, on the bottom square there is the Timepix IO periphery and DACs.

Fig. 4: An example of measured s-curves at four different thresholds. There are a total of 5000 test pulses sent in counting mode.

Fig. 5: Linearity plot up to ~20 ke− for both polarities (holes on top and electrons on the bottom).

Fig. 6: Linearity of TOT measurements for three different thresholds. On the left is shown the measured energy resolution (ΔTOT/TOT [%]) with 1% and 5% markers.

Fig. 7: Time-walk of 1 pixel of the centre of the matrix. The thick line curves are for Preamp=255 (Preamp=1.8 μA) and the thin line curves are with Preamp=127 (Preamp=900 nA).

Fig. 8: Threshold equalisation result for both polarities. On the left for electron collection and on the right for hole collection.

Fig. 9: Reconstructed preamplifier output pulse of three pixels along the central column of the matrix. Injected test pulse charge was ~9.3 ke−.

Fig. 10: An example of the full matrix programmed in TOT mode after sending in each pixel 1 test pulse of 18.75 ke−. On the top left is the raw image, on the top right is the corrected image and at the bottom is shown the histogram of both 2D images. The FWHM of the full corrected matrix is ~1300 e−.

Fig. 11: On the left is a full matrix 2D image response of an equalised chip after sending 10 test pulses of ~2.3 ke−. The matrix is split into three different working modes and the pixels that form the names are masked. On the right
the histogram for each area (operation mode) is shown. The Ref.Clk is set to \( \sim 50 \text{ MHz} \).

Fig. 12: On the left: TOT mode measurement of a single cosmic background particle interacting on a gas volume of a triple GEM detector. The maximum number pixel value of 1929 counts corresponds after calibration to \( \sim 120 \text{ keV} \). On the right: Arrival time measurement of a cosmic background particle obtained with a Micromegas gas gain grid coupled to the Timepix chip.

References


242
Fig. 1.

Fig. 2.
Fig. 3.

Fig. 4.
Fig. 5.

Fig. 6.
Fig. 7.

Fig. 8.
Fig. 9.

Fig. 10.
PAPER XI

The Medipix3 Prototype, a Pixel Readout Chip Working in Single Photon Counting Mode with Improved Spectrometric Performance
The Medipix3 Prototype, a Pixel Readout Chip Working in Single Photon Counting Mode with Improved Spectrometric Performance

R. Ballabriga, M. Campbell, E. H. M. Heijne, Fellow, IEEE, X. Llopart, L. Trustos

Abstract—A prototype pixel detector readout chip has been developed with a new front-end architecture aimed at eliminating the spectral distortion produced by charge diffusion in highly segmented semiconductor detectors. In the new architecture, neighboring pixels communicate with one another. Charges can be summed event-by-event and the incoming quantum can be assigned as a single hit to the pixel with the biggest charge deposit. In the case where incoming X-ray photons produce fluorescence — a particular issue in high-Z materials — the charge deposited by these fluorescent photons will be included in the charge sum provided that the deposition takes place within the volume of the pixels neighboring the initial impact point. The chip is configurable such that either the dimensions of each detector pixel match those of one readout pixel or detector pixels are 4 times greater in area than the readout pixels. In the latter case event-by-event summing is still possible between the larger pixels.

As well as this innovative analog front-end circuit, each pixel contains comparators, logic circuits and two 15-bit counters. When the larger detector pixels are used these counters can be configured to permit multiple thresholds in a pixel providing spectroscopic information.

The prototype chip has been designed and manufactured in an 8-metal 0.13 μm CMOS technology. First measurements show an electronic pixel noise of ~72 e− rms (Single Pixel Mode) and ~140 e− rms (Charge Summing Mode).

I. INTRODUCTION

Pixel detector advances open up new possibilities in many fields of science. Modern High Energy Physics (HEP) experiments use pixel detectors for tracking systems where excellent spatial resolution, precise timing and high signal-to-noise ratio are required for accurate track reconstruction. Many groups are working worldwide to adapt the hybrid pixel technology to other fields such as medical X-ray radiography, protein structure analysis or neutron imaging. A comprehensive overview is provided in [1].

The innovations in monolithic and hybrid semiconductor ‘interconnected’ pixel detectors for tracking in particle physics are actually to fit fast processing electronics and associated digital circuitry on a pixel area of much less than 1 mm², with a power consumption in the μW range while retaining the characteristics of a traditional nuclear amplifier chain [1].

The evolution of hybrid pixel detectors is intimately related to CMOS technology advances following Moore’s Law [3]. The driving force behind this close relationship is continuously improving performance, high integration density, low power consumption and reasonable cost using an industry standard technology. This allows pixel detector Application Specific Integrated Circuit (ASIC) designers to implement more functionality per pixel while maintaining the compact pixel area when a more downscaled process is used.

Two generations of the Medipix chip have been successfully developed. The Medipix1 chip [5] demonstrated the principal of the photon counting approach, which provides a high dynamic range and images which are practically free of nonphotonic noise. The pixel dimensions were 170 μm x 170 μm and each pixel contained approximately 400 transistors. It was implemented in a 1 μm CMOS process. The Medipix2 [5] pixel dimensions are 55 μm x 55 μm. It is implemented in a 0.25 μm CMOS technology. It contains approximately 500 transistors per pixel.

The performance of the Medipix2 imaging system is limited by the sharing of charge between neighboring pixels. The Medipix3 prototype chip implements an architecture aimed at eliminating the spectral distortion produced by the charge sharing process. It has been developed in an 8-metal 0.13 μm CMOS technology. The chip includes a matrix of 8 x 8 pixels. Each pixel contains around 1100 transistors and occupies a total area of 55 μm x 55 μm.

Section II describes the motivation to develop a new Medipix architecture and presents simulation results that validate the new system. Section III shows the architecture in detail. Section IV presents the measurements and electrical characterization of the chip.

II. MOTIVATION

Charge diffusion in segmented semiconductor detectors produces a distortion in the energy spectrum seen by an individual pixel [6]. The influence of this effect on the spectrum increases as the pixel pitch is decreased with respect to the thickness of the detector material. As a consequence, there is a trade-off between spatial resolution and energy resolution in single particle counting systems. Fig. 1 shows the simulation of the spectrum seen by a single pixel of a 300 μm thick silicon sensor with a 55 μm pitch pixel. The
simulation has been done with a 10 keV monochromatic photon beam. The spectrum seen by one pixel using a traditional readout architecture with a front-end electronics noise of 100 e⁻ is shown in blue. Many photons deposit charge at or near the pixel border. This charge then diffuses during collection and is shared between adjacent pixels resulting in a low energy tail that limits the energy resolving potential of the system. The spectrum seen by one pixel with the new architecture is shown in red. In this new architecture, the charge information is reconstructed by grouping pixels into clusters of four, summing the charge collected in each cluster, and associating the photon with the summing circuit with the largest charge deposition.

The “charge sharing” tail means that any residual threshold variation between pixels produces a fixed pattern image noise which varies dependent on energy spectrum [7].

![Image](image1.png)

**Fig. 1.** Simulation of a 300 μm thick Si source bump bonded to a 55 μm pixel pitch detector readout. The spectrum seen by one pixel in a traditional system (red) measured with 100 e⁻ noise independent of neighboring pixels is shown in blue. In red, the spectrum observed with the new electronics architecture 4 pixels contribute to the total charge sum is shown. The noise of the individual pixels is related to quantum noise.

When high-Z materials are used to detect X-rays in the 10 keV region, fluorescent photons are often produced and they deposit charge at some distance from the primary interaction [8]. Fig. 2 shows simulation results of a 300 μm thick GaAs source bonded to a 55 μm pixel pitch detector readout circuit. The simulation in this case has been done with a 20 keV monochromatic photon beam. The influence of the fluorescent photons of Ga (9.2 keV) and As (10.5 keV) in the spectrum is evident in the blue curve. The mean free path of these is comparable to the pixel pitch being 42.6 μm for Ga, and 15.6 μm for As. The spectrum seen using the new architecture (in red) includes the reconstructed energy, the charge deposited by the fluorescent photons provided the deconvolution technique within the sensor volume of the pixels neighboring the impact point.

![Image](image2.png)

**Fig. 2.** Simulation of a 300 μm thick Si source bump bonded to a 55 μm pixel pitch detector readout. The two bumps in the spectrum for the traditional architecture show the effect of the fluorescent photons of Ga (9.2 keV) and As (10.5 keV). The mean free path of these is comparable to the pixel pitch being 42.6 μm for Ga, and 15.6 μm for As. In the new architecture the charge deposited by the fluorescent photons will be included in the charge sum provided the deconvolution technique within the sensor volume of the pixels neighboring the initial conversion.

### III. CHIP AND PIXEL DESCRIPTION

The Medipix3 prototype chip (Fig. 3) has been designed and manufactured in 0.13 μm CMOS technology with eight metal layers. This allows a high degree of interconnectivity between pixels and the implementation of more functionality while maintaining a compact pixel area. Two pixel matrices have been implemented: an 8 × 8 pixel matrix and a small test matrix for circuit debugging purposes. Two pixels with a different layout design have been implemented to test special transistors offered by the foundry. The analog and the digital circuitry have been designed to operate with independent 1.5 V power supplies.

![Image](image3.png)

**Fig. 3.** Medipix3 prototype chip die. The 8 × 8 matrix is implemented in the left hand side of the die, in the right hand side of the chip a small matrix for digital debug is implemented.

The block diagram of the pixel schematic is shown in Fig. 4. The charge collected on a pixel is integrated by a Charge Sensitive Amplifier (CSA) on a feedback capacitance whose
The currents generated in the shaper are sent to nodes common to a cluster of four pixels, the adding nodes being located effectively at each pixel corner. As there are two discriminators associated with each pixel, there are two adding nodes per pixel corner.

Note that the chip can be used either in Fine Pitch Mode (where the pitch of the detector pixels matches the 55 μm pitch of the readout) or in Spectroscopic Mode (where the detector pitch is 110 μm). Each of these modes can work in Single Pixel Mode (SPM) whereby the pixel processes the induced charge independently of the operation of the neighboring pixels, or in Change Summing Mode (CSM) whereby the charge deposited in every cluster of 4 pixels is reconstructed and assigned to a single circuit (Table 1). In practice this means that the summing nodes are fed with the output of a single pixel only when Single Pixel Mode is selected.

The discrimination process is done by applying an offset (threshold) to the output of the summing nodes. Each discriminator has a 4:1-bit Digital-to-Analog Converter (DAC) to reduce the threshold dispersion caused by mismatch in the transistors that provide the threshold and the summing currents. When CSM is used and the discriminator signal is active the charge is assigned to the summing circuit with the largest charge sum in the local neighborhood. The charge assignment decision is based on the operation of a system of arbiters. Arbiters circuits decide between two requests (inputs), activating an acknowledgement for only one request even when they arrive simultaneously. The typical arbiter structure is based on a RS flip-flop with a simple structure to eliminate glitches at the output and filter the metastable state caused when two inputs arrive closely spaced in time. The arbitration circuits are not used in SPM.

<table>
<thead>
<tr>
<th>Front End Operating Mode</th>
<th>Pixel Size (μm)</th>
<th>Area of charge collection (μm²)</th>
<th>Number of Thresholds</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fine Pitch Mode (Single Pixel Mode)</td>
<td>55x55</td>
<td>55x55</td>
<td>2 (1 in SPM)</td>
</tr>
<tr>
<td>Fine Pitch Mode (Charge Summing Mode)</td>
<td>55x55</td>
<td>110x110</td>
<td>2 (1 in SPM)</td>
</tr>
<tr>
<td>Spectroscopic Mode (Single Pixel Mode)</td>
<td>110x110</td>
<td>110x110</td>
<td>8 (4 in SPM)</td>
</tr>
<tr>
<td>Spectroscopic Mode (Charge Summing Mode)</td>
<td>110x110</td>
<td>220x220</td>
<td>5</td>
</tr>
</tbody>
</table>

When a given discriminator wins the arbitration decision in CSM or when it passes threshold in SPM, a pulse is fed to a shift register which is controlled by the Shutter signal. When the Shutter is high the shift register is configured as a 15-bit pseudo-random counter which counts the discriminator pulses (with a dynamic range of 32768 counts). When the Shutter is low the data can be shifted from pixel to pixel and read out externally.

Because the pixel contains two shift registers (one associated with each threshold) the pixel readout can be configured for either Simultaneous Read-Write operation or Sequential Read-Write.

As the detector pitch is 110 μm x 110 μm in Spectroscopic Mode and there are 2 thresholds and counters per readout pixel up to 8 thresholds are provided allowing colour imaging.1

Using Spectroscopic Mode and Single Pixel Mode and Simultaneous Read-Write operation up to 4 levels of energy discrimination are available together with dual-time free readout (Table 1).

The pixel contains 19 configuration bits to provide a flexible system. The layout of the pixel cell is shown in Fig. 5.

---

1 In the prototype chip, only 5 thresholds were implemented but the full 8 thresholds will be available in the complete Medipix3 imaging system.
IV. Measurements

Measurements have been performed using an ADC ATS digital IC tester [10]. Special routines have been programmed in LabVIEW in order to test the chip functionality. Two of the pixels (one in the regular matrix, the other in the test matrix) contain analog buffers which permit external monitoring of the preamplifier output, the two differential nodes of the shaper and the discriminator output. Fig. 6 shows the single shot oscilloscope traces of the analog part of one pixel in an input charge of 3.7 keV.

![Oscilloscope traces](image)

The noise has been measured electrically using the a-scan method. In this method a threshold scan is done through the signal passing from no counts (signal below the threshold) to 100% counts. The resulting shape is fitted with the error function providing information about the effective charge collected (mean) and the signal noise (sigma). The measured Electronic Noise Charge is ~75 e⁻ rms in Charge Summing Mode. The same results are obtained by scanning the threshold through the noise and fitting the pedestal with a Gaussian probability distribution (no signal is injected in the preamplifier). Measurements show that the operation in Simultaneous Read-Write does not degrade the noise performance of the pixel. This is due in part to the relatively high resistivity substrate of the deep submicron technology used.

The threshold dispersion in the matrix has also been measured. It is caused mainly by the mismatch between transistors in the shaper. The measured value for the threshold dispersion is 1875 e⁻ r.m.s. before adjustment when the system is working in Charge Summing Mode. A 4+1 bit DAC is implemented per summing circuit in order to correct for this dispersion. After tuning the threshold variation falls to ~100 e⁻ r.m.s. When the system operates in Single Pixel Mode the threshold dispersion after adjustment is ~55 e⁻ r.m.s.

<table>
<thead>
<tr>
<th>Table II: Electrical Measurements</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Front End Operating Mode</strong></td>
</tr>
<tr>
<td>CHA Module Type</td>
</tr>
<tr>
<td>Chip/Module Type</td>
</tr>
<tr>
<td>Analog Output</td>
</tr>
<tr>
<td>Non-linearity</td>
</tr>
<tr>
<td>Linearity</td>
</tr>
<tr>
<td>Range (mV)</td>
</tr>
<tr>
<td>Resolution (mV)</td>
</tr>
<tr>
<td>Noise (mV)</td>
</tr>
<tr>
<td>Leakage (mA)</td>
</tr>
<tr>
<td>Leakage Current (mA)</td>
</tr>
<tr>
<td>Leakage Current (mA)</td>
</tr>
<tr>
<td>Leakage Current (mA)</td>
</tr>
<tr>
<td>Leakage Current (mA)</td>
</tr>
</tbody>
</table>

Some tests reproducing the effects of a charge shared event have been performed. Fig. 7 shows the results of a test in which a total of 1000 pulses are sent simultaneously to four pixels. The charge is correctly reconstructed and assigned to the summing circuitry (1,1). The total number of counts recorded in the nine summing circuits is also plotted. Fig. 8 shows the reproduction of a charge sharing event in which the signal is induced in two pixels. The hits are assigned to the summing circuits (1,1) and (2,1). Fig. 9 represents the worst case for this architecture where the charge is deposited completely within one pixel. In this case the charge should be assigned randomly to one of the four corners. However one observes an increase in the total number of counts at low energy thresholds. This comes from charge being injected into sensitive analog nodes as a result of comparator activity. Extensive simulations using parasitic components have demonstrated that the falling edges of the digital lines can inject some current into the charge summing nodes due to coupling from metal to metal parasitic capacitances. This effect is seen as double counting for the same hit and finds its worst case in the situation where the full charge is induced in a single pixel. There is also some evidence of the same phenomenon in Fig. 7. Design techniques can be applied to
minimize the effect. Shielding of the analog sensitive lines and current steering techniques for the digital circuitry are possible solutions to eliminate the coupling.

Fig. 7: Reproduction of a charge shared event by means of controlled charge injection in adjacent pixels. The sum of the lines on all counters is shown in black. The reconstructed charge is assigned to the summing circuit (1,1). The small increase in the number of total counts is an effect of the coupling from digital lines to the analog node where the charge summing is performed.

![Fig. 7](image7.png)

Fig. 8: Reproduction of a charge shared event. The reconstructed charge is randomly assigned to the summing circuits (1,3) and (2,1).

![Fig. 8](image8.png)

Fig. 9: The charge is fully injected in one of the pixels. This is the worst case of the arbitration circuits operation which has to randomly assign the charge to summing circuits (1,2), (2,3), (3,1) and (1,3). The coupling from the digital to the analog lines produces the shapes which represent the number of counts of each summing circuit. Layout design technique can solve the effect of the coupling.

V. Conclusion

The Medipix3 prototype chip has been designed using a commercial 0.13µm CMOS technology. The prototype chip implements a novel architecture aimed at eliminating the spectral distortion produced by charge diffusion. Measurements show an electronic pixel noise of ~72 e− rms in Single Pixel Mode and ~140 e− rms in Charge Summing Mode. The threshold dispersion is ~25 e− rms for the pixel operating in Single Pixel Mode and ~110 e− rms in Charge Summing Mode. The prototype chip has provided very useful information for the design of the full Medipix3 imaging chip.

Acknowledgment

The authors would like to thank the support and encouragement of the Medipix2 and Medipix3 collaborations.

References