



<http://www.diva-portal.org>

Postprint

This is the accepted version of a paper presented at *10th Annual International Power Electronics, Drive Systems and Technologies Conference (PEDSTC2019)*.

Citation for the original published paper:

Alishah, R., Hasani, M Y., Hosseini, S H., Bertilsson, K., Babalou, M. (2019)
Analysis and Design of a New Extendable Sepic Converter with High Voltage Gain and
Reduced Components for Photovoltaic Applications

In:

N.B. When citing this work, cite the original published paper.

Permanent link to this version:

<http://urn.kb.se/resolve?urn=urn:nbn:se:miun:diva-35503>

Analysis and Design of a New Extendable Sepic Converter with High Voltage Gain and Reduced Components for Photovoltaic Applications

¹Rasoul Shalchi Alishah, ²MirYahya Hasani, ³Seyed Hossein Hosseini, ⁴Kent Bertilsson, ⁵Milad Babalou

^{1,3,5}Department of Electrical and Computer Engineering, University of Tabriz, Tabriz, Iran.

²Department of Electronics, Islamic Azad University of Tabriz, Tabriz, Iran.

⁴Department of Electronics, Mid-Sweden University, Holmgatan 10, 851 70 Sundsvall, Sweden.

¹Alishah@tabrizu.ac.ir, ²Yahyahassani26@yahoo.com, ³hosseini@tabrizu.ac.ir, ⁴Kent.Bertilsson@miun.se,

⁵Milad_babaloo@yahoo.com

Abstract - In photovoltaic applications, a DC-DC converter is required to increase the output voltage of the photovoltaic system. In this paper, a new extended SEPIC converter with the capability of high voltage gain for photovoltaic applications is introduced. The proposed topology includes an extended switched-capacitor converter along with one SEPIC converter. The extended switched-capacitor converter operates with a constant conversion gain while the SEPIC converter is controlled by the Duty Cycle to extract maximum power from PV panel. Reduction of the number of power switches and capacitors are the most advantages of the proposed topology. Also, the input current of proposed topology is continuous which is suitable for PV applications. Finally, the performance of the proposed converter is verified by simulating in the PSCAD/EMTDC simulation software.

Index Terms - SEPIC converter; Switched-capacitor; High voltage gain; Photovoltaic applications.

I. INTRODUCTION

The application of clean and renewable energy, such as photovoltaic (PV) systems has been a focus in academia and industry over the last decade [1-3]. Increasing in prices and the limited amount of non-renewable energy sources has led to the use of renewable energy sources. PV systems use the solar energy to generate electricity. However, the generated DC voltage by a PV system is very low. To solve this problem, DC-DC converters are used in renewable energy sources [4-7].

To achieve high voltage gains, several DC-DC converters have been proposed in PV systems. Classical boost and buck-boost converters require large duty ratios. The maximum voltage gain that can be achieved is constrained by the parasitic resistive components in the circuit and the efficiency is drastically reduced for large duty ratios. There are diode reverse recovery problems because the diode conducts for a short period of time [8]. Typically, high frequency transformers or coupled inductors are used to achieve high voltage conversion ratios [9-18]. But, the transformer design is complicated and leakage inductances increase for achieving larger gains, as it requires bigger number of winding turns. This leads to voltage spikes across the switches and voltage

clamping techniques are required to limit voltage stresses on the switches. Consequently, it makes the design complicated.

To overcome these limitations, diverse DC-DC converters such as the interleaved boost converters [19, 20], soft switching boost converters [21] and voltage multiplier converters [22, 23] have been proposed which can provide larger voltage gain than conventional DC-DC converters. It is obvious that other types of high voltage gain converters are based on the combination of these structures have been proposed recently [24-28]. Each one of these structures has advantages and disadvantages.

One of the most important types of high voltage gain converters is voltage multiplier converters. These topologies have fixed input and output voltage ratio. The main benefits of the voltage multiplier converters are low weight, small size, high power density and high efficiency. However, the achieved voltage gain is fixed but the output voltage cannot be regulated because of depending on the input voltage. Moreover, due to use of a large number of power switches in these structures, the costs and circuit size are increased.

In this paper, a new extended SEPIC (Single-Ended Primary Inductor Converter) converter with high voltage gain is proposed to solve above mentioned limitations. The proposed dc-dc converter which uses minimum number of components and its input current is continuous. The operation modes, power losses, comparative studies, and simulation works are illustrated in depth.

II. CIRCUIT DISCRPTION

A. Proposed topology configuration

In the switched-capacitor converters, the energy transferred by the capacitors. By the high-frequency switching actions, the capacitors will be connected in series or in parallel directly by the switches. By considering to this point, in this paper, the proposed topology has been combined from an extended switched-capacitor and a SEPIC converter. Fig. 1 shows the studied topology which includes two stages. The first stage is an extended switched-capacitor converter and the second one is a SEPIC converter. First stage consists of m capacitors (C_1 ,

C_2, \dots, C_m), $m+1$ power switches $S_1, S_2, \dots, S_m, S_t$, $2m$ power diodes ($D_{x1}, D_{x2}, \dots, D_{xm}, D_{y1}, D_{y2}, \dots, D_{ym}$) and a dc voltage source (V_{in}). Moreover, the SEPIC converter is composed of a switch (S), two inductors (L_1, L_2), two capacitors (C_s, C_o), a diode (D_o) and a resistive load (R_L). Based on Fig. 1, the input voltage of the converter is a PV source. Therefore, the output voltage of PV is always low. This converter can be effective to overcome some limitations like following problems:

- Discontinuous input current.
- Limited voltage gain
-




Fig. 1: The proposed topology.

B. Switching states analysis

For the theoretical analysis, it is assume that all switches, diodes, inductors and capacitors are ideal. The proposed converter has two operating modes during each switching period. The corresponding equivalent circuits and the key waveforms are shown in Fig. 2 and Fig. 3 respectively.

Mode 1: $[0 < t < DT]$: The equivalent circuit of this mode is shown in Fig. 2(a). The instant $t=0$ is the starting time point of this subinterval, all power switches S_1, S_2, \dots, S_m and S are turned on while the diodes $D_{x1}, D_{x2}, \dots, D_{xm}, D_{y1}, D_{y2}, \dots, D_{ym}, D_o$ and S_t are turned off so the inductors L_1 and L_2 are charged. The voltage across C_s is equaled V_z . C_o provides required energy of the load. Therefore, the voltage V_z is obtained as:

$$V_z = V_{in} + V_{C_1} + V_{C_2} + \dots + V_{C_m} \quad (1)$$

Mode 2: $[DT < t < T]$: The equivalent circuit of this mode is shown in Fig. 2(b). At $t=DT$, S_1, S_2, \dots, S_m and S are turned off and the switch S_t and the diodes $D_{x1}, D_{x2}, \dots, D_{xm}, D_{y1}, D_{y2}, \dots, D_{ym}, D_o$ are turned on. Then, the capacitors C_1, C_2, \dots, C_m will be parallel and they are charged by voltage V_{in} . Also, C_s, C_o and L_1, L_2 are charged and discharged, respectively.





Fig. 2: Switching modes of the proposed converter, (a) Mode 1, (b) Mode 2.




Fig. 3: Key waveforms of the proposed converter.

C. Voltage gain

To obtain the voltage gain we have to use operating modes in this paper because it is a most important parameters in a boost DC-DC converter and it should be high in order to large efficiency and low losses.

It is obvious that the average voltage of inductors L_1 and L_2 at the beginning and the ending are zero. Then,

$$\int_0^T V_{L_1} dt = \int_0^{DT} V_z dt + \int_{DT}^T -V_o dt = 0 \quad (2)$$

By solving (2), we will have:

$$V_o(1-D) = DV_z \quad (3)$$

Thus, V_o will be obtained as following:

$$V_o = \frac{D}{1-D} V_z \quad (4)$$

As considered to Fig.1, V_z is the output voltage of extended switched-capacitor converter which is

$$V_z = (m+1)V_{in} \quad (5)$$

Where m is the number of capacitors C_1, \dots, C_m . By using (4), (5), the voltage gain of proposed topology is calculated as:

$$V_o = \frac{D}{1-D} (m+1)V_{in} \quad (6)$$

Where, D is the duty cycle of switch S .

III. PARAMETERS DESIGN

To calculate the most significant parameters of the proposed converter, using from switching modes in Fig. 2 and the key

waveforms in Fig. 3 is inevitable. The values of components such as inductors, capacitors, and total voltage rating of the switches are calculated in this section.

A. The values of inductors

In this section, the magnitudes of L_1 and L_2 are computed. The inductors L_1 and L_2 are charged in first mode and discharged in second one. Therefore, they can be obtained as:

$$V_Z = V_{L_{1on}} = L_1 \frac{dI_{L_1}}{dt} = L_1 \frac{\Delta I_{L_1}}{t_{on}} \quad (7)$$

$$V_Z \cdot t_{on} = L_1 \Delta I_{L_1} \quad (8)$$

$$t_{on} = DT \quad (9)$$

Where, $T = \frac{1}{f_s}$ is one switching cycle, and t_{on} is the time in first mode.

$$V_Z \cdot DT = L_1 \Delta I_{L_1} \quad (10)$$

The current ripple of inductor L_1 is computed by:

$$\Delta I_{L_1} = \frac{V_Z D}{L_1 f_s} \quad (11)$$

Then, the inductor L_1 is obtained.

$$L_1 = \frac{V_Z D}{\Delta I_{L_1} f_s} \quad (12)$$

Similarly, ΔI_{L_2} and L_2 are equaled by:

$$V_O = V_{L_{2off}} = L_2 \frac{di_{L_2}}{dt} = L_2 \frac{\Delta I_{L_2}}{t_{off}} \quad (13)$$

$$t_{off} = (1-D)T \quad (14)$$

Then,

$$\Delta I_{L_2} = \frac{(1-D)V_O}{L_2 f_s} \quad (15)$$

$$L_2 = \frac{(1-D)V_O}{\Delta I_{L_2} f_s} \quad (16)$$

B. The values of capacitors

To obtain the values of capacitors C_1, \dots, C_m , it is evident that these capacitors are in series in first mode and in parallel in the second mode. Based on Fig. 2(a), the current flowing through these capacitors are the same. It means:

$$i_{C_1} = i_{C_2} = \dots = i_{C_m} = -i_z = -\frac{I_O}{1-D} \quad (17)$$

Moreover, according to Fig. 2(b), the voltage across capacitors is equaled by:

$$\begin{aligned} V_{C_1} = V_{C_2} = \dots = V_{C_m} &= \frac{1}{C_m} \int_0^{DT} i_{C_m} dt + V_{C_m}(0) \\ &= \frac{1}{C_m} \int_0^{DT} \frac{I_O}{1-D} dt + V_{C_m}(0) \end{aligned} \quad (18)$$

The output current I_O , according to the Ohm law equals:

$$I_O = \frac{V_O}{R_L} \quad (19)$$

By using (18) and (19) the values of voltage ripple of capacitors are obtained as follows:

$$\Delta V_{C_1} = \Delta V_{C_2} = \dots = \Delta V_{C_m} = \frac{DV_O}{(1-D)C_m f_s R_L} \quad (20)$$

Then, the values of capacitors by utilizing (20) are computed.

$$C_1 = C_2 = \dots = C_m = \frac{DV_O}{(1-D)\Delta V_{C_m} f_s R_L} \quad (21)$$

Considering the ideal elements, the input current of the proposed structure (I_{in}) can be expressed as:

$$I_{in} = \frac{(m+1)D}{1-D} I_O \quad (22)$$

C. Total voltage rating of switches

Total voltage rating of the switches (TVRS) is a significant parameter in a power electronic converter. Reduction of the TVRS will be led to reduction of costs. The sum of the voltage rating of switches S_1, \dots, S_m which is V_{S_i} equals:

$$\sum_{i=1}^m V_{S_i} = mV_{in} \quad (23)$$

The voltage rating of the switch S_i (V_{S_i}) is calculated by:

$$V_{S_i} = mV_{in} \quad (24)$$

Moreover, the voltage rating of the SEPIC converter S (V_S) is expressed as:

$$V_S = \frac{(m+1)D}{1-D} V_{in} \quad (25)$$

By using (23)-(26), the TVRS of the proposed topology can be obtained as:

$$TVRS = V_{S_1} + V_{S_2} + V_S = (2m + \frac{(m+1)D}{1-D})V_{in} \quad (26)$$

IV. POWER LOSSES

In the proposed converter, each switch has two types of losses which are called conduction and switching losses. Meanwhile, there are some other losses in the switches like capacitance and diode losses. However, the value of them is negligible and less than conduction and switching losses. Thus, in this section, these two losses (conduction and switching losses) are calculated. Generally, the conduction loss of a switch is determined by the voltage of it.

$$P_{Cond} = V_{on} I_{ave} + R_s I_s^2 \quad (27)$$

Where V_{on} , R_s , I_{ave} and I_s represent the on-state voltage of the switch, the equivalent resistance during on-state of the switch, the average and RMS current of the switch, respectively. The conduction losses of the switches in proposed topology are included the conduction losses of switches S_1, \dots, S_m ($\sum_{i=1}^m P_{Cond, S_i}$), the switch S_t (P_{Cond, S_t}) and the switch S ($P_{Cond, S}$). Thus, we have:

$$P_{Cond} = \sum_{i=1}^m P_{Cond,S_i} + P_{Cond,S_t} + P_{Cond,S} \quad (28)$$

By using operating modes and their analysis, the values of three above conduction losses can be expressed as:

$$\sum_{i=1}^m P_{Cond,S_i} = \frac{mV_{on,S_i}.DI_O}{1-D} + \frac{mR_{s,S_i}.DI_O}{(1-D)^2} \quad (29)$$

$$P_{Cond,S_t} = \frac{mV_{on,S_t}.DI_O}{1-D} + \frac{m^2R_{s,S_t}.D^2I_O^2}{(1-D)^3} \quad (30)$$

$$P_{Cond,S} = \frac{V_{on,S}DI_O}{1-D} + \frac{R_{s,S}.DI_O^2}{(1-D)^2} \quad (31)$$

To obtain switching losses of the proposed converter, the values of voltage rating of the switches are required. Totally, in a specific switch, the switching losses is calculated as:

$$P_{sw} = f_s \left(\int_0^{t_{on}} V_s I_s dt + \int_0^{t_{off}} V_s I_s dt \right) \quad (32)$$

Where V_s and I_s represent the voltage of a switch and flowing current of that in two operating modes. The total switching losses in proposed structure (P_{sw}), is obtained by:

$$P_{sw} = \sum_{i=1}^m P_{sw,S_i} + P_{sw,S_t} + P_{sw,S} \quad (33)$$

Where they are switching losses of the switches S_i , S_t and S , respectively. These parameters are equaled as:

$$\sum_{i=1}^m P_{sw,S_i} = \frac{f_s V_{in} V_O}{6R_L(1-D)} (t_{on} + t_{off}) \quad (34)$$

$$P_{sw,S_t} = \frac{m^2 f_s V_{in} V_O D}{6R_L(1-D)^2} (t_{on} + t_{off}) \quad (35)$$

$$P_{sw,S} = \frac{(m+1)f_s V_{in} V_O D}{6R_L(1-D)^2} (t_{on} + t_{off}) \quad (36)$$

Hence, the total losses of the proposed converter (P_{Loss}) are sum of the conduction and switching losses as follows:

$$P_{Loss} = P_{Cond} + P_{sw} \quad (37)$$

V. COMPARISON STUDIES.

In order to make the analysis clear and to clarify the feature of the proposed converter (advantages and disadvantages), some comparisons are discussed here. The number of used switches, voltage gain and other features are compared in Table. I. According to this comparison list, it is clear that the input current of proposed topology is continuous. Nevertheless, in the other topologies, it is discontinuous. Meanwhile, the number of used switches and the TVRS in proposed converter is less than the others which it is led to reduction of cost. Because, in a power converter, the cost is related to the number of utilized switches and voltage rating of switches. This advantage is caused light weight and easy control.

Table I. Comparison of some multiplier converters.

Type of topology	[24]	[25]	Proposed converter
Number of capacitors	M	m+1	m
Number of switches	3m	2m	m+1
Cost	High	Average	Low
Voltage gain	$(m+1)V_{in}$	mV_{in}	$\frac{(m+1)D}{1-D} V_{in}$
TVRS	$(4m-4)V_{in}$	$2mV_{in}$	$(2m + \frac{(m+1)D}{1-D})V_{in}$
Output voltage	Constant	Constant	Variable
Input current	Discontinuous	Discontinuous	Continuous
MPPT regulation	No	No	Yes

Capability of voltage regulation is a significant feature that only the proposed structure can set the output voltage by using duty cycle of switches in each voltage level and tracking maximum power point of PV panels.

Moreover, the number of utilized charging capacitors in proposed converter and the introduced topology in [24] are the same, but it is less than the suggested topology in [25].

The output voltage in proposed structures in [24], [25] is constant. However, in presented topology of this paper is different. Based on these descriptions, the proposed structure has better performance than the others and all above explanations prove this fact.

VI. SIMULATION RESULTS

To verify the analytical results, the proposed converter has been simulated for $m=3$ in PSCAD. Fig. 4 indicates the simulated circuit. It is clear that in the simulated topology all employed components have been selected with suitable values in order to transfer energy to the output side with high efficiency and low losses. The converter is designed to operate with PV systems. The values of the utilized components in simulation are listed in Table II.




Fig. 4: The studied topology for $m=3$.

Fig. 5 presents the current waveforms of inductors L_1 and L_2 which shows charge and discharge periods. According to this figure, it is easy to find out the input current of proposed topology is continuous. Fig. 6 shows the output capacitor current waveform which provides the output load in first mode and is charged in second mode. Fig. 7 displays the voltage

waveform across the power switches. These waveforms specify the voltage rating of the power switches. Fig. 7(a) indicates the voltage rating of the switch S which is nearly 125V. The voltage rating of the switch S_t is presented in Fig. 7(b) which is approximately 86V. Also, the voltage rating of the switch S_1 is shown in Fig. 7(c) which is nearly 30V. Obviously, the voltage rating waveforms of the other switches are alike to this figure. As a result of these discussions, the voltage rating of switch S is bigger than the others.

Table II. Magnitudes of components of the converter.

Parameter	Magnitude
V_{in}	30V
M	3
V_o	1200V
$C_1=C_2=C_m$	52.08 μ F
C_s	1.44 μ F
C_o	0.14 μ F
D	0.9
L_{L1}	0.9mH
L_2	1mH
R_L	2880 Ω
f_s	24kHz
P_o	500W
ΔI_L	5A
ΔV_C	10%




Fig. 5: Simulation waveforms of L_1 and L_2 .







Fig. 6: Waveform of output capacitor current I_{Co} .



(a)




(b)




(c)

Fig. 7: The voltage rating of the switch (a) S, (b) S_t and (c) S_1 .

Fig. 8 presents the waveform of the voltage across each capacitor. In Fig. 8(a), the voltage across capacitor C_1 is indicated which is same as other capacitors. Meanwhile, Fig. 8(b) displays the voltage across capacitor C_s which is 111.3V. Based on the simulation results, the efficiency of the proposed structure is %95.8. It means that some of the input power while transfer to the load side is lost that it is less than %5 in proposed topology. This efficiency in comparison with the other similar structures has improved. Therefore, this topology is suitable for renewable energy applications especially PV systems. The waveform of the output voltage is shown in Fig. 9 which is 1150V.



(a)



(b)

Fig. 8: Voltage across capacitors, (a) C_1 and (b) C_s .




Fig. 9: The waveform of output voltage.

VII. CONCLUSION

This paper proposed a new extended SEPIC converter. Operating modes and mathematical analysis of the presented topology were analyzed. By using the proposed structure, the drawbacks of multiplier topologies were improved. The merits of this converter include: high voltage gain, continuous input current, and better regulation of output voltage. Moreover, the number of used components like power switches and charging capacitors was decreased that it is lead to easy control and low cost. These properties are shown that the proposed structure is appropriate for photovoltaic systems. Also, the simulation results confirm the performance of the presented converter.

References

- [1] Hosseini, Seyed Hossein, Rasoul Shalchi Alishah, and Amirreza Zarrin Gharehkhoushan. "Enhancement of extracted maximum power from partially shaded multi-string PV panels using a new cascaded high step-up DC-DC-AC converter." *9th International Conference on Electrical and Electronics Engineering (ELECO)*, pp. 644-648, IEEE, 2015.
- [2] Z. Chen, J. M. Guerrero, and F. Blaabjerg, "A review of the state of the art of power electronics for wind turbines," *IEEE Trans. Power Electron.*, vol. 24, no. 8, pp. 1859-1875, Aug. 2009.
- [3] Alishah, Rasoul Shalchi, Seyed Hossein Hosseini, Ebrahim Babaei, Mehran Sabahi, and Asghar Zare. "Extended high step-up structure for multilevel converter." *IET Power Electronics*, vol. 9, no. 9, 2016, pp. 1894-1902.
- [4] B. Gu, J. Dominic, J. S. Lai, Z. Zhao, and C. Liu, "High boost ratio hybrid transformer DC-DC converter for photovoltaic module applications," *IEEE Trans. Power Electron.*, vol. 28, no. 4, Apr. 2013.
- [5] R. Shalchi Alishah, D. Nazarpour, S. H. Hosseini, and M. Sabahi, "Design of new power electronic converter (PEC) for photovoltaic systems and investigation of switches control technique," In Proc. 28th power system conf. (PSC), pp. 1-8, 2013.
- [6] C. T. Pan, C. M. Lai, and M. C. Cheng, "A novel integrated single phase inverter with auxiliary step-up circuit for low-voltage alternative energy source applications," *IEEE Trans. Power Electron.*, vol. 25, no. 9, pp. 2234-2241, Sep. 2010.
- [7] Y. Huang, M. Shen, F. Z. Peng, and J. Wang, "Z-source inverter for residential photovoltaic systems," *IEEE Trans. Power Electron.*, vol. 21, no. 6, pp. 1776-1782, Nov. 2006.
- [8] R. W. Erickson, and D. Maksimovic, "Fundamentals of power electronics," 2nd Ed. Norwell, MA: Kluwer academic publisher, 2001.
- [9] W. Li, X. He, "A family of interleaved DC-DC converters deduced from a basic cell with winding-cross-coupled inductors (WCCIs) for high step-up or step-down conversions," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1791-1801, Jul. 2008.
- [10] W. Li, X. He, "An interleaved winding-coupled boost converter with passive lossless clamp circuits," *IEEE Trans. Power Electron.*, vol. 22, no. 4, pp. 1499-1507, Jul. 2007.
- [11] W. Li, Y. Zhao, Y. Deng, and X. He, "Interleaved converter with voltage multiplier cell for high step-up and high-efficiency conversion," *IEEE Trans. Power Electron.*, vol. 25, no. 9, pp. 2397-2408, Sep. 2010.
- [12] Yi-Ping Hsieh, Jiann-Fuh Chen, Tsorng-Juu Liang, and Lung-Sheng Yang, "A novel high step-up DC-DC converter for a microgrid system," *IEEE Trans. Power Electron.*, vol. 26, no. 4, pp. 1127-1136, Apr. 2011.
- [13] R. Xie, W. Li, Y. Zhao, X. He, and F. Cao, "Performance analysis of isolated ZVT interleaved converter with winding-cross-coupled inductors and switched capacitors," In Proc. IEEE Energy Conversion Congress and Exposition (ECCE), Atlanta, USA, pp. 2025-2029, 2010.
- [14] Wuhua Li, Weichen Li, X. He, D. Xu, and B. Wu, "General derivation law of non-isolated high step-up interleaved converters with built-in transformer," *IEEE Trans. On industrial Electronics.*, vol. 59, no. 3, pp. 1650-1661, Mar. 2012.
- [15] K. C. Tseng, and C. C. Huang, "A high step-up converter with a voltage multiplier module for a photovoltaic system," *IEEE Trans. Power Electron.*, vol. 28, no. 6, pp. 3047-3057, Jun. 2013.
- [16] W. Li, Y. Zhao, J. Wu and X. He, "Interleaved high step-up converter with winding-cross-coupled inductors voltage multiplier cells," *IEEE Trans. Power Electron.*, vol. 27, no. 1, pp. 133-143, Jan. 2012.
- [17] K. C. Tseng, and C. C. Huang, "High step-up high efficiency interleaved converter with voltage multiplier module for renewable energy system," *IEEE Trans. On industrial Electronics.*, vol. 61, no. 3, pp. 1311-1319, Mar. 2014.
- [18] K. C. Tseng, and C. C. Huang, "A high step-up passive absorption circuit used in non-isolated high step-up converter," In Proc. IEEE Applied Power Electronics Conference and Exposition (APEC), Long Beach, USA, pp. 19665-1971, 2013.
- [19] C. Chunliu, W. Chenghua, and H. Feng, "Research of an interleaved boost converter with four interleaved boost convert cells," *Asia Pacific Conf. on Postgraduate Research in Microelectronics & Electronics (PrimeAsia) IEEE*, pp. 396-399, 2009.
- [20] M. Maalandish, S. H. Hosseini, S. Ghasemzadeh, E. Babaei, R. Shalchi, and T. Jalilzadeh, "Six-phase interleaved boost DC-DC converter with high voltage gain and reduced voltage stress," *IET Power Elec.*, vol. 10, pp. 1904-1914, 2017.
- [21] S. H. Park, S. R. Park, J. S. Yu, and C.Y. Won, "Analysis and design of a soft-switching boost converter with a hi-bridge auxiliary resonant circuit," *IEEE Trans. Power Electron.*, vol. 25, no. 8, pp. 2142-2149, 2010.
- [22] O. Abutbul, A. Gherlitz, Y. Berkovich, and A. Ioinovici, "Step-up switching-mode converter with high voltage gain using a switched-capacitor circuit," *IEEE Transactions on Circuits and Systems*, vol. 50, no. 8, pp. 1098-1102, 2003.
- [23] Zhang, L. Du, and F. Z. Peng, "A new design method for high-power high-efficiency switched-capacitor DC-DC converters," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 832-840, 2008.
- [24] Axelrod, Boris, Y. Berkovich, and A. Ioinovici, "Switched-capacitor/Switched-inductor structures for getting transformerless hybrid DC-DC PWM converters," *IEEE Transactions on Circuits and Systems*, vol. 55, no. 2, pp. 687-696, 2008.
- [25] Yi-Ping Hsieh, J-F. Chen, T-J. Liang, and L-S. Yang, "Novel high step-up DC-DC converter with coupled-inductor and switched-capacitor techniques," *IEEE Trans. On industrial Electronics*, vol. 59, no. 2, pp. 998-1007, Jun. 2012.
- [26] Laird, Ian, DD-C. Lu, and V. G. Agelidis, "High gain switched-coupled-inductor boost converter," *International Conf. on Power Elec. and Drive Sys.*, IEEE, 2009.
- [27] W. Li, M. Ma, Y. Deng, and X. He, "A non-isolated high step-up converter with built-in transformer derived from its isolated counterpart," *36th Annual Conf. on IEEE Ind. Elec. Society (IECON) IEEE 1*, pp. 3173-3178, 2010.
- [28] Y. Zhao, W. Li, Y. Deng, and X. He, "Analysis, design and experimentaion of an isolated ZVT boost converter with coupled inductors," *IEEE Trans. Power Electron.*, vol. 62, no. 2, pp. 541-550, 2011.
- [29] R. Shalchi, S. H. Hosseini, E. Babaei, and M. Sabahi, "Optimization assessment of a new extended multilevel converter topology," *IEEE Trans. On industrial Electronics.*, vol. 64, no. 6, pp. 4530-4538, Jun. 2017.
- [30] R. Shalchi, M. Barzegar, and D. Nazarpour, "A new cascade boost inverter for photovoltaic applications with minimum number of elements," *International Transactions on Electrical Energy Systems*, vol. 25, no. 7, pp. 1241-1256, 2015.
- [31] R. Shalchi, D. Nazarpour and S. H. Hosseini, "Design of new multilevel voltage source inverter structure using fundamental frequency-switching strategy," *Transaction on Electrical and Electronic Circuits and Systems*, vol. 1, no. 1, pp. 1-7, 2013.